Patent US5025453A successfully refreshed from Google Patents.
US5025453A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of measuring the signature of digital transmission equipment, and apparatus for implementing such a method
Assignee: Alcatel Transmission par Faisceaux Hertziens SA
•
Filing: 1989-12-13
•
Granted: 1991-06-18
•
Expires: 2009-12-13
Abstract
Abstract A method of measuring the signature of digital transmission equipment, in which the measurement can be performed during operation without adding special apparatus, and in which: the digital filtering on transmission is varied in order to simulate multiple paths; and the depth of fading is varied at each of a plurality of frequencies until a predetermined error rate is obtained. The invention also provides apparatus for implementing the method. The invention is particularly suitable for use with digital radio links.
Inventors
- 👤 Bertrand Hurinville
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 19:48
CPC Classifications
H; H04; H04B; H04B17/00; H04B17/10; H04B17/101
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
197 words
A method for measuring the signature of digital transmission equipment in a communication link having the digital transmission equipment at a transmission station and receiving equipment at a receiving station, wherein the receiving the equipment continuously provides the digital transmission equipment with an error rate signal, and wherein the measurement is performed during operation without the addition of special equipment, said method comprising the steps of: (a) transmitting an output signal of a digital filter, said digital filter providing a transfer function responsive to a plurality of coefficients stored in a memory unit coupled to said digital filter, at one of a plurality of frequencies; (b) varying the depth of fade at said one of said frequencies so as to vary said transfer function of said digital filter under the control of an address generation circuit responsive to the error rate signal, said address circuit being coupled to said memory unit so as to select a group of said coefficients, until an error rate signal equal to a predetermined value is obtained and recording said depth of fade; (c) selecting another one of said frequencies; and (d) repeating steps (a) through (c) until said signature is obtained.
Claim 2
Independent Claim
197 words
A method for measuring the signature of digital transmission equipment in a communication link having the digital transmission equipment at a transmission station and receiving equipment at a receiving station, wherein the receiving the equipment continuously provides the digital transmission equipment with an error rate signal, and wherein the measurement is performed during operation without the addition of special equipment, said method comprising the steps of: (a) transmitting an output signal of a digital filter, said digital filter providing a transfer function responsive to a plurality of coefficients stored in a memory unit coupled to said digital filter, at one of a plurality of frequencies; (b) varying the depth of fade at said one of said frequencies so as to vary said transfer function of said digital filter under the control of an address generation circuit responsive to the error rate signal, said address circuit being coupled to said memory unit so as to select a group of said coefficients, until an error rate signal equal to a predetermined value is obtained and recording said depth of fade; (c) selecting another one of said frequencies; and (d) repeating steps (a) through (c) until said signature is obtained.
Claim 3
Dependent Claim
218 words
A digital filter circuit for digital transmission equipment receiving a continuous error rate signal from a receiver station, the digital filter circuit providing a variable transfer function wherein a signature of the digital transmission equipment is obtained and wherein the transfer function in implemented so as to permit asymmetrical output signals; said digital filter circuit comprising: first and second input lines; first, second, third and fourth filter cells, wherein said first and said third filter cells are coupled to said first input line and said second and fourth filter cells are coupled to said second input line, and wherein each of said filter cells provides said transfer function; first, second, third and fourth memory means for storing coefficients of said transfer function, each of said memory means being coupled to a corresponding one of said filter cells; address generating means for generating an address location in said memory means storing said coefficients of said transfer function, said address generating means being operatively coupled to each of said memory means; a subtractor receiving an output signal from each of said first and fourth filter cells, said subtractor being coupled to a first output line; and an adder receiving an output signal from each of said second and third filter cells, said adder being coupled to a second output line.
Claim 4
Dependent Claim
218 words
A digital filter circuit for digital transmission equipment receiving a continuous error rate signal from a receiver station, the digital filter circuit providing a variable transfer function wherein a signature of the digital transmission equipment is obtained and wherein the transfer function in implemented so as to permit asymmetrical output signals; said digital filter circuit comprising: first and second input lines; first, second, third and fourth filter cells, wherein said first and said third filter cells are coupled to said first input line and said second and fourth filter cells are coupled to said second input line, and wherein each of said filter cells provides said transfer function; first, second, third and fourth memory means for storing coefficients of said transfer function, each of said memory means being coupled to a corresponding one of said filter cells; address generating means for generating an address location in said memory means storing said coefficients of said transfer function, said address generating means being operatively coupled to each of said memory means; a subtractor receiving an output signal from each of said first and fourth filter cells, said subtractor being coupled to a first output line; and an adder receiving an output signal from each of said second and third filter cells, said adder being coupled to a second output line.
Claim 5
Dependent Claim
34 words
The digital filter circuit of claim 2, wherein said first and second memory means store direct coefficients of said transfer function and third and fourth memory means store quadrature coefficients of said transfer function.
References Cited (Backward Citations)
US3761825A
Cited
US4309771A
Cited
US4543066A
Cited
US4654851A
Cited
DE3619175A1
Cited
US4905172A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-06-17 | 1994-12-17 | 1995-06-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-06-17 | 1998-12-17 | 1999-06-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-06-17 | 2002-12-17 | 2003-06-18 | $7700.00 | Window Closed / Lapsed |