US5025180A
Expired / Lapsed
US
⏱️ 0.0 years remaining
TTL to ECL voltage level translator
Assignee: Samsung Semiconductor and Telecomunications Co Ltd
•
Filing: 1988-07-05
•
Granted: 1991-06-18
•
Expires: 2008-07-05
Abstract
Abstract The present invention relates to a level translator which translates TTL level signals to ECL level. The translating speed is enhanced by making the input circuit of the level translator which receives the TTL data signal composed of an emitter coupled pair such that the circuit does not act in saturation mode. Also, by designing the circuit to make current flow from the pull-up transistor of the TTL transfer through the resistance of the present invention when the TTL data is high level, and to make current flow through the pull-down transistor of the driving TTL circuit into the TTL to ECL level translator when low level, the present invention makes the time delay from the driving TTL circuit to the ECL receiving circuit very small.
Inventors
- 👤 Heung S. Kim
- 👤 Chan K. Myung
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 09:35
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/082; H03K19/0175; H03K19/018; H03K19/01806; H03K19/01812
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
194 words
A TTL to ECL signal translator circuit for interfacing between a TTL transfer-circuit and an ECL receive-circuit to translate a transfer-circuit signal, which varies between a first TTL input voltage level and a second TTL input voltage level, into an ECL level signal, which varies between a first ECL output voltage level and a second ECL output voltage level, which is compatible with said ECL receive-circuit, the circuit comprising: reference voltage means for providing a reference voltage at a level between said first TTL input voltage level and said second TTL voltage level; comparator means for comparing said reference voltage to said transfer-circuit signal and for generating a comparison signal which corresponds to said comparison; voltage level shift means for converting said comparison signal into a level shifted signal varying between a first voltage level and a second voltage level wherein said level shifted signal is in phase with said transfer-circuit signal; and active pull down means, operatively coupled to said reference voltage means, for selectively injecting current into said transfer-circuit when the transfer-circuit signal voltage level is the lower of said first TTL input voltage level or said second TTL input voltage level.
Claim 2
Dependent Claim
194 words
A TTL to ECL signal translator circuit for interfacing between a TTL transfer-circuit and an ECL receive-circuit to translate a transfer-circuit signal, which varies between a first TTL input voltage level and a second TTL input voltage level, into an ECL level signal, which varies between a first ECL output voltage level and a second ECL output voltage level, which is compatible with said ECL receive-circuit, the circuit comprising: reference voltage means for providing a reference voltage at a level between said first TTL input voltage level and said second TTL voltage level; comparator means for comparing said reference voltage to said transfer-circuit signal and for generating a comparison signal which corresponds to said comparison; voltage level shift means for converting said comparison signal into a level shifted signal varying between a first voltage level and a second voltage level wherein said level shifted signal is in phase with said transfer-circuit signal; and active pull down means, operatively coupled to said reference voltage means, for selectively injecting current into said transfer-circuit when the transfer-circuit signal voltage level is the lower of said first TTL input voltage level or said second TTL input voltage level.
Claim 3
Dependent Claim
80 words
A signal level translator circuit according to claim 1 wherein said reference voltage means further comprises a first resistor and a second resistor connected in series between a power supply and ground, and a transistor, a collector of said transistor being connected to a power supply, and the base of said transistor being connected between said first resistor and second resistor, and a third resistor and fourth resistor being connected in series between an emitter of said transistor and ground.
Claim 4
Dependent Claim
19 words
A signal translator circuit according to claim 1 wherein said comparator means further comprises a pair of emitter-coupled transistors.
Claim 5
Dependent Claim
67 words
A signal translator circuit according to claim 3 wherein said voltage level-shift means further comprises dual level-shift circuits connected in parallel between a power supply and ground, each comprising a first transistor which is biased by the output of said comparator means and a second base-collector-shorted transistor connected to an emitter of said first transistor, and a resistor connected to an emitter of said second base-collector-shorted transistor.
Claim 6
Dependent Claim
88 words
A signal translator circuit according to claim 1 wherein said active pull-down means further comprises a transistor, and a first resistor, and second resistor connected in series between an emitter of said transistor and ground, wherein a collector of said transistor is connected to a power supply and a base biased by the reference voltage means such that a current path exists from the power supply through the transistor and first and second resistors into the transfer-circuit only when the transfer-circuit signal voltage level is a logic zero.
Claim 7
Dependent Claim
215 words
A high-speed low-power TTL to ECL signal translator circuit for interfacing between a TTL transfer-circuit and an ECL receive-circuit to translate a transfer-circuit signal, which varies between a first TTL input voltage level and a second TTL input voltage level, into an ECL level signal, which varies between a first ECL output voltage level and a second ECL output voltage level, which is compatible with said ECL receive-circuit, the circuit comprising: reference voltage means for providing a reference voltage at a level between said first TTL input voltage and said second TTL input voltage level; comparator means for comparing said reference voltage to said transfer-circuit signal and for generating a comparison signal which corresponds to said comparison; voltage level shift means for converting said comparison signal into a level shifted signal varying between a first voltage level and a second voltage level wherein said level shifted signal is in phase with said transfer-circuit signal; active pull down means, operatively coupled to said reference voltage means, for selectively injecting current into said transfer-circuit when the transfer-circuit signal voltage level is the lower of said first TTL input voltage level or said second TTL input voltage level; and output means for driving the ECL receive-circuit with the level shifted signal outputted from said voltage level shift means.
Claim 8
Dependent Claim
215 words
A high-speed low-power TTL to ECL signal translator circuit for interfacing between a TTL transfer-circuit and an ECL receive-circuit to translate a transfer-circuit signal, which varies between a first TTL input voltage level and a second TTL input voltage level, into an ECL level signal, which varies between a first ECL output voltage level and a second ECL output voltage level, which is compatible with said ECL receive-circuit, the circuit comprising: reference voltage means for providing a reference voltage at a level between said first TTL input voltage and said second TTL input voltage level; comparator means for comparing said reference voltage to said transfer-circuit signal and for generating a comparison signal which corresponds to said comparison; voltage level shift means for converting said comparison signal into a level shifted signal varying between a first voltage level and a second voltage level wherein said level shifted signal is in phase with said transfer-circuit signal; active pull down means, operatively coupled to said reference voltage means, for selectively injecting current into said transfer-circuit when the transfer-circuit signal voltage level is the lower of said first TTL input voltage level or said second TTL input voltage level; and output means for driving the ECL receive-circuit with the level shifted signal outputted from said voltage level shift means.
Claim 9
Dependent Claim
227 words
A high-speed low-power TTL to ECL signal translator circuit for interfacing between a TTL transfer-circuit and an ECL receive-circuit to translate a transfer-circuit signal, which varies between a first TTL input voltage level and a second TTL input voltage level, into an ECL level signal, which varies between a first ECL output voltage level and second a second ECL output voltage level, which is compatible with said ECL receive-circuit, the circuit comprising: reference voltage means for providing a reference voltage at a level between said first TTL input voltage and said second TTL input voltage level; comparator means for comparing said reference voltage to said transfer-circuit signal and for generating a comparison signal which corresponds to said comparison; voltage level shift means for converting said comparison signal into a level shifted signal varying between a first voltage level and a second voltage level wherein said level shifted signal is in phase with said transfer-circuit signal; active pull down means, operatively coupled to said reference voltage means, for selectively injecting current into said transfer-circuit when the transfer-circuit signal voltage level is the lower of said first TTL input voltage level or said second TTL input voltage level; and output means for driving the ECL receive-circuit with the level shifted signal outputted from said voltage level shift means, wherein said output means comprises a pair of emitter coupled transistors.
Claim 10
Dependent Claim
227 words
A high-speed low-power TTL to ECL signal translator circuit for interfacing between a TTL transfer-circuit and an ECL receive-circuit to translate a transfer-circuit signal, which varies between a first TTL input voltage level and a second TTL input voltage level, into an ECL level signal, which varies between a first ECL output voltage level and second a second ECL output voltage level, which is compatible with said ECL receive-circuit, the circuit comprising: reference voltage means for providing a reference voltage at a level between said first TTL input voltage and said second TTL input voltage level; comparator means for comparing said reference voltage to said transfer-circuit signal and for generating a comparison signal which corresponds to said comparison; voltage level shift means for converting said comparison signal into a level shifted signal varying between a first voltage level and a second voltage level wherein said level shifted signal is in phase with said transfer-circuit signal; active pull down means, operatively coupled to said reference voltage means, for selectively injecting current into said transfer-circuit when the transfer-circuit signal voltage level is the lower of said first TTL input voltage level or said second TTL input voltage level; and output means for driving the ECL receive-circuit with the level shifted signal outputted from said voltage level shift means, wherein said output means comprises a pair of emitter coupled transistors.
References Cited (Backward Citations)
US4607177A
Cited
US4518876A
Cited
US4654549A
Cited
US4698527A
Cited
US4700087A
Cited
US4806800A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-06-17 | 1994-12-17 | 1995-06-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-06-17 | 1998-12-17 | 1999-06-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-06-17 | 2002-12-17 | 2003-06-18 | $7700.00 | Window Closed / Lapsed |