US5014244A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated memory circuit with parallel and serial input and output
Assignee: NXP BV
•
Filing: 1989-08-25
•
Granted: 1991-05-07
•
Expires: 2009-08-25
Abstract
Abstract An integrated memory circuit in which memory cells are arranged in rows and columns, each column having a separate sense amplifier. The memory columns can be coupled to neighboring memory columns by additional transistors and the gain of the sense amplifiers in the even and the odd columns is adjustable. Consequently, information can also be serially shifted from one column to another, so that the information can be written and read not only in parallel but also serially.
Inventors
- 👤 Judocus A. M. Lammerts
- 👤 Richard C. Foss
- 👤 Roelof H. W. Salters
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 08:32
CPC Classifications
G; G11; G11C; G11C15/00; G11C7/00; G11C7/10; G11C7/1006
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
98 words
An integrated memory circuit, comprising a matrix having rows and columns in which each column comprises its own sense amplifier circuit for forming an externally-presentable output signal on a respective sense amplifier circuit output, characterized in that each sense amplifier circuit has a latch function and selection means are provided for selecting a number of sense amplifier circuits, each of which forms part of a respective pair of sense amplifier circuits, and transfer means for directly replacing information in one sense amplifier circuit within the relevant pair, the information in said one sense amplifier circuit thereby being destroyed.
Claim 2
Dependent Claim
98 words
An integrated memory circuit, comprising a matrix having rows and columns in which each column comprises its own sense amplifier circuit for forming an externally-presentable output signal on a respective sense amplifier circuit output, characterized in that each sense amplifier circuit has a latch function and selection means are provided for selecting a number of sense amplifier circuits, each of which forms part of a respective pair of sense amplifier circuits, and transfer means for directly replacing information in one sense amplifier circuit within the relevant pair, the information in said one sense amplifier circuit thereby being destroyed.
Claim 3
Dependent Claim
65 words
An integrated memory circuit as claimed in claim 1, characterized in that the one and the other sense amplifier circuit within the pair are directly adjacent, the gain of the one sense amplifier circuit being set to a level at least equal to the gain of the other sense amplifier circuit under the influence of a control signal applied to said one sense amplifier circuit.
Claim 4
Dependent Claim
23 words
An integrated memory circuit as claimed in claim 1 or 2, characterized in that the sense amplifier circuits comprise combined inputs and outputs.
Claim 5
Dependent Claim
50 words
An integrated memory circuit as claimed in claim 1 or 2, characterized in that each input of a sense amplifier circuit in a column is connected to a bit line in the relevant column via a separately-switchable cascode element which is suitable for the reception of two different control signals.
Claim 6
Dependent Claim
22 words
An integrated memory circuit as claimed in claim 1 or 2, characterized in that each switchable series element comprises an n-type transistor.
Claim 7
Dependent Claim
28 words
An integrated memory circuit as claimed in claim 4, characterized in that each switchable cascode element comprises a parallel connection of a p-type transistor and an n-type transistor.
Claim 8
Dependent Claim
62 words
An integrated memory circuit as claimed in claim 5, characterized in that control electrodes of the n-type transistors, from an odd to an even column bearing an increasing column number, are suitable for the reception of a first control signal and, from an even to an odd column bearing an increasing column number, suitable for the reception of a second control signal.
Claim 9
Dependent Claim
66 words
An integrated memory circuit as claimed in claim 6, characterized in that the control electrode of the p-type transistor in each switchable cascode element is suitable for the reception of a read signal, the control electrode of the n-type transistor in each switchable cascode element in an odd and an even column being suitable for the reception of a first and a second write signal, respectively.
Claim 10
Dependent Claim
46 words
An integrated memory circuit as claimed in claim 7, characterized in that the sense amplifier circuit in an odd and an even column is suitable for the reception of the first and the second control signal, respectively, or the second and the first control signal, respectively.
Claim 11
Dependent Claim
59 words
An integrated memory circuit as claimed in claim 9, in which each sense amplifier circuit can be switched on or off by means of an n-type transistor, characterized in that parallel to the latter n-type transistor there is connected an additional n-type transistor whose control electrode is suitable for the reception of the first or the second control signal.
Claim 12
Dependent Claim
31 words
An integrated memory circuit as claimed in claim 6, characterized in that said n-type transistor is an n-channel field effect transistor and said p-type transistor is a p-channel field effect transistor.
Claim 13
Dependent Claim
37 words
An integrated circuit, comprising a processor, a data bus and a memory circuit, the processor being connected, via the data bus, to parallel inputs and outputs of the memory circuit as claimed in claim 1 or 2.
Claim 14
Dependent Claim
28 words
An integrated circuit as claimed in claim 12, characterized in that a serial input/output of the memory circuit is connected to a connection pin of the integrated circuit.
References Cited (Backward Citations)
US4445201A
Cited
US4723228A
Cited
US4723228B1
Cited
US4646270A
Cited
US4773045A
Cited
US4769789A
Cited
US4710649A
Cited
US4795557A
Cited
US4839868A
Cited
US4897816A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-05-06 | 1994-11-05 | 1995-05-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-05-06 | 1998-11-05 | 1999-05-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-05-06 | 2002-11-05 | 2003-05-07 | $7700.00 | Window Closed / Lapsed |