← Back to Patent Explorer
US5010347A Expired / Lapsed US ⏱️ 0.0 years remaining

Analog-to-digital converter having an excellent signal-to-noise ratio for small signals

Assignee: NEC Corp
•
Filing: 1988-09-26
•
Granted: 1991-04-23
•
Expires: 2008-09-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An analog-to-digital converter includes an analog-to-digital converting circuit having at least an analog signal input terminal, an adder having a first input connected to the analog signal input terminal and a second input, and a comparator having an input coupled to receive an output of the adder and operating to generate a digital signal at a given sampling frequency. This digital signal is applied to the second input of the adder. There is further provided a noise generator including a one-bit white noise generator connected to receive the digital signal outputted from the comparator for generating a one-bit white noise signal, and a circuit coupled to the white noise generator for outputting a signal indicative of a difference between values of two white noise signals at two continuous sampling points. This difference signal is added to the input of the comparator.

Inventors

  • 👤 Akira Yukawa

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 22:10
CPC Classifications
H; H03; H03M; H03M3/00; H03M3/30; H03M3/322; H03M3/324; H03M3/326; H03M3/328; H03M3/3287; H03M3/33; H03M3/39; H03M3/412; H03M3/422; H03M3/43; H03M3/436; H03M3/456

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 160 words
An oversampled analog-to-digital converter which includes an analog-to-digital converting circuit having at least an analog signal input terminal, an adder means having a first input connected to the analog signal input terminal and a second input, and a comparator having an input coupled to receive an output of the adder means and operating to generate a digital signal at a given sampling frequency, this digital signal being applied to the second input of the adder means, wherein the improvement comprises a noise generator including a one-bit white noise generator connected to receive the digital signal outputted from the comparator for generating a one-bit white noise signal, and means coupled to the one-bit white noise generator for outputting a signal indicative of a difference between values of two white noise signals at two continuous sampling points, this difference signal being added to the input of the comparator, wherein said digital signal is generated without subtracting said one-bit white noise signal therefrom.
Claim 2
Dependent Claim 160 words
An oversampled analog-to-digital converter which includes an analog-to-digital converting circuit having at least an analog signal input terminal, an adder means having a first input connected to the analog signal input terminal and a second input, and a comparator having an input coupled to receive an output of the adder means and operating to generate a digital signal at a given sampling frequency, this digital signal being applied to the second input of the adder means, wherein the improvement comprises a noise generator including a one-bit white noise generator connected to receive the digital signal outputted from the comparator for generating a one-bit white noise signal, and means coupled to the one-bit white noise generator for outputting a signal indicative of a difference between values of two white noise signals at two continuous sampling points, this difference signal being added to the input of the comparator, wherein said digital signal is generated without subtracting said one-bit white noise signal therefrom.
Claim 3
Dependent Claim 232 words
An analog-to-digital converter which includes an analog-to-digital converting circuit having at least an analog signal input terminal, an adder means having a first input connected to the analog signal input terminal and a second input, and a comparator having an input coupled to receive an output of the adder means and operating to generate a digital signal at a given sampling frequency, this digital signal being applied to the second input of the adder means, wherein the improvement comprises a noise generator including a one-bit white noise generator connected to receive the digital signal outputted from the comparator for generating a one-bit white noise signal, and means coupled to the one-bit white noise generator for outputting a signal indicative of a difference between values of two white noise signals at two continuous sampling points, this difference signal being added to the input of the comparator, wherein the one-bit white noise generator includes a multi-stage shift register, a first exclusive-OR gate connected to outputs of final and penultimate stages of the shift register, a second exclusive-OR gate having a first input connected to an output of the first exclusive-OR gate and a second input connected to receive the output of the comparator, an output of the second exclusive-OR gate being connected to an input of a first stage of the shift register, and forming the output of the one-bit white noise generating circuit.
Claim 4
Dependent Claim 232 words
An analog-to-digital converter which includes an analog-to-digital converting circuit having at least an analog signal input terminal, an adder means having a first input connected to the analog signal input terminal and a second input, and a comparator having an input coupled to receive an output of the adder means and operating to generate a digital signal at a given sampling frequency, this digital signal being applied to the second input of the adder means, wherein the improvement comprises a noise generator including a one-bit white noise generator connected to receive the digital signal outputted from the comparator for generating a one-bit white noise signal, and means coupled to the one-bit white noise generator for outputting a signal indicative of a difference between values of two white noise signals at two continuous sampling points, this difference signal being added to the input of the comparator, wherein the one-bit white noise generator includes a multi-stage shift register, a first exclusive-OR gate connected to outputs of final and penultimate stages of the shift register, a second exclusive-OR gate having a first input connected to an output of the first exclusive-OR gate and a second input connected to receive the output of the comparator, an output of the second exclusive-OR gate being connected to an input of a first stage of the shift register, and forming the output of the one-bit white noise generating circuit.
Claim 5
Dependent Claim 92 words
An analog-to-digital converter claimed in claim 2 wherein the means coupled to the one-bit white noise generator includes a D-type flipflop connected to the output of the one-bit white noise generator for delaying the white noise signal for one period of the sampling frequency, an inverter connected to an output of the flipflop, and an adder connected to the output of the one-bit white noise generator and an output of the inverter for generating the signal indicative of the difference between values of two white noise signals at two continuous sampling points.
Claim 6
Dependent Claim 204 words
An oversampled analog-to-digital converter comprising: a delta-sigma modulator having at least an analog signal input terminal, a first adder having a first input connected to the analog signal input terminal and a second input, an analog integrator connected to receive an output of the first adder, a second adder having a first input connected to an output of the integrator and a second input, and a comparator having an input coupled to receive an output of the second adder and operating to generate a digital signal at a given sampling frequency, a flipflop connected to receive the digital signal, and an inverter connected to an output of the flipflop and an output connected to the second input of the first adder; and a noise generator including a one-bit white noise generator connected to receive the digital signal outputted from the comparator for generating a one-bit white noise signal, and means coupled to the one-bit white noise generator for outputting a signal indicative of a difference between values of two white noise signals at two continuous sampling points, this difference signal being added to the second input of the second adder, wherein said digital signal is generated without subtracting said one-bit white noise signal therefrom.
Claim 7
Dependent Claim 204 words
An oversampled analog-to-digital converter comprising: a delta-sigma modulator having at least an analog signal input terminal, a first adder having a first input connected to the analog signal input terminal and a second input, an analog integrator connected to receive an output of the first adder, a second adder having a first input connected to an output of the integrator and a second input, and a comparator having an input coupled to receive an output of the second adder and operating to generate a digital signal at a given sampling frequency, a flipflop connected to receive the digital signal, and an inverter connected to an output of the flipflop and an output connected to the second input of the first adder; and a noise generator including a one-bit white noise generator connected to receive the digital signal outputted from the comparator for generating a one-bit white noise signal, and means coupled to the one-bit white noise generator for outputting a signal indicative of a difference between values of two white noise signals at two continuous sampling points, this difference signal being added to the second input of the second adder, wherein said digital signal is generated without subtracting said one-bit white noise signal therefrom.
Claim 8
Dependent Claim 221 words
An oversampled analog-to-digital converter comprising: a first-order predicate primary noise shaping analog-to-digital conversion circuit having at least an analog signal input terminal, a first adder having a first input connected to the analog signal input terminal and a second input, an analog integrator connected to receive an output of the first adder, a second adder having a first input connected to an output of the integrator and a second input, and a comparator having an input coupled to receive an output of the second adder and operating to generate a digital signal at a given sampling frequency, a flipflop connected to receive the digital signal, an inverter connected to an output of the flipflop, and a prediction circuit connected to receive an output of the inverter and an output connected to the second input of the first adder; and a noise generator including a one-bit white noise generator connected to receive the digital signal outputted from the comparator for generating a one-bit white noise signal, and means coupled to the one-bit white noise generator for outputting a signal indicative of a difference between values of two white noise signals at two continuous sampling points, this difference signal being added to the second input of the second adder, wherein said digital signal is generated without subtracting said one-bit white noise signal therefrom.
Claim 9
Dependent Claim 221 words
An oversampled analog-to-digital converter comprising: a first-order predicate primary noise shaping analog-to-digital conversion circuit having at least an analog signal input terminal, a first adder having a first input connected to the analog signal input terminal and a second input, an analog integrator connected to receive an output of the first adder, a second adder having a first input connected to an output of the integrator and a second input, and a comparator having an input coupled to receive an output of the second adder and operating to generate a digital signal at a given sampling frequency, a flipflop connected to receive the digital signal, an inverter connected to an output of the flipflop, and a prediction circuit connected to receive an output of the inverter and an output connected to the second input of the first adder; and a noise generator including a one-bit white noise generator connected to receive the digital signal outputted from the comparator for generating a one-bit white noise signal, and means coupled to the one-bit white noise generator for outputting a signal indicative of a difference between values of two white noise signals at two continuous sampling points, this difference signal being added to the second input of the second adder, wherein said digital signal is generated without subtracting said one-bit white noise signal therefrom.
Claim 10
Dependent Claim 171 words
An oversampled analog-to-digital converter comprising: a delta modulator having at least an analog signal input terminal, an adder having a first input connected to the analog signal input terminal and a second input, and a comparator having an input coupled to receive an output of the adder and operating to generate a digital signal at a given sampling frequency, a flipflop connected to receive the digital signal, and a prediction circuit connected to receive an output of the flipflop and an output connected to the second input of the adder; and a noise generator including a one-bit white noise generator connected to receive the digital signal outputted from the comparator for generating a one-bit white noise signal, and means coupled to the one-bit white noise generator for outputting a signal indicative of a difference between values of two white noise signals at two continuous sampling points, this difference signal being added to the input of the comparator, wherein said digital signal is generated without subtracting said one-bit white noise signal therefrom.
Claim 11
Dependent Claim 171 words
An oversampled analog-to-digital converter comprising: a delta modulator having at least an analog signal input terminal, an adder having a first input connected to the analog signal input terminal and a second input, and a comparator having an input coupled to receive an output of the adder and operating to generate a digital signal at a given sampling frequency, a flipflop connected to receive the digital signal, and a prediction circuit connected to receive an output of the flipflop and an output connected to the second input of the adder; and a noise generator including a one-bit white noise generator connected to receive the digital signal outputted from the comparator for generating a one-bit white noise signal, and means coupled to the one-bit white noise generator for outputting a signal indicative of a difference between values of two white noise signals at two continuous sampling points, this difference signal being added to the input of the comparator, wherein said digital signal is generated without subtracting said one-bit white noise signal therefrom.
Claim 12
Dependent Claim 92 words
An analog-to-digital converter claimed in claim 1 wherein the means coupled to the one-bit white noise generator includes a D-type flipflop connected to the output of the one-bit white noise generator for delaying the white noise signal for one period of the sampling frequency, an inverter connected to an output of the flipflop, and an adder connected to the output of the one-bit white noise generator and an output of the inverter for generating the signal indicative of the difference between values of two white noise signals at two continuous sampling points.
Claim 13
Dependent Claim 92 words
An analog-to-digital converter claimed in claim 4 wherein the means coupled to the one-bit white noise generator includes a D-type flipflop connected to the output of the one-bit white noise generator for delaying the white noise signal for one period of the sampling frequency, an inverter connected to an output of the flipflop, and an adder connected to the output of the one-bit white noise generator and an output of the inverter for generating the signal indicative of the difference between values of two white noise signals at two continuous sampling points.

References Cited (Backward Citations)

US4097860A Cited
US4317208A Cited
US4528551A Cited
US4509037A Cited
US4439756A Cited
US4542354A Cited
US4761634A Cited
US4733219A Cited
US4746899A Cited
US4775851A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-04-22 1994-10-22 1995-04-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-04-22 1998-10-22 1999-04-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-04-22 2002-10-22 2003-04-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag