Patent US5005056A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5005056A Expired / Lapsed US ⏱️ 0.0 years remaining

Amorphous-silicon thin film transistor array substrate

Assignee: Seiko Precision Inc
•
Filing: 1989-02-03
•
Granted: 1991-04-02
•
Expires: 2009-02-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A reverse staggered amorphous-silicon thin film transistor array substrate includes amorphous silicon thin film transistors in an array, gate wirings interconnecting the gate electrodes of the transistors, and source wirings of a transparent conductive layer connecting the source electrodes. An auxiliary source wiring of the material of the source electrodes of said transistors is provided under the source wiring.

Inventors

  • 👤 Noboru Motai
  • 👤 Sakae Tanaka
  • 👤 Yoshiaki Watanabe

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 15:10
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/67; H10D30/6729; H10D30/6737; G; G02; G02F; G02F1/00; G02F1/01; G02F1/13; G02F1/133; G02F1/136; G02F1/1362; G02F1/1368; H10D30/674; H10D30/6741; H10D30/6743; G02F1/136259; G02F1/136263; G02F2202/00; G02F2202/10; G02F2202/103

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 125 words
In a reverse staggered type amorphous-silicon thin film transistor array substrate including amorphous silicon thin film transistors provided in an array, gate electrodes, gate wirings interconnecting the gate electrodes of said amorphous silicon thin film transistors, source electrodes comprised at least of an impurity doped silicon layer, and first source wirings composed of a transparent conductive layer interconnecting the source electrodes of said transistors, the improvement wherein said amorphous silicon thin film transistor array substrate comprises an auxiliary source wiring extending under said first source wirings and interconnecting said source electrodes, said auxiliary wiring being formed with said source electrodes, whereby said auxiliary wirings are composed of the same material as the source electrode of at least one of said amorphous silicon thin film transistors.
Claim 2
Dependent Claim 125 words
In a reverse staggered type amorphous-silicon thin film transistor array substrate including amorphous silicon thin film transistors provided in an array, gate electrodes, gate wirings interconnecting the gate electrodes of said amorphous silicon thin film transistors, source electrodes comprised at least of an impurity doped silicon layer, and first source wirings composed of a transparent conductive layer interconnecting the source electrodes of said transistors, the improvement wherein said amorphous silicon thin film transistor array substrate comprises an auxiliary source wiring extending under said first source wirings and interconnecting said source electrodes, said auxiliary wiring being formed with said source electrodes, whereby said auxiliary wirings are composed of the same material as the source electrode of at least one of said amorphous silicon thin film transistors.
Claim 3
Dependent Claim 32 words
In a reverse staggered type amorphous-silicon thin film transistor array substrate according to claim 1, wherein said material of the source electrode is a silicon layer containing impurities and a metal layer.
Claim 4
Dependent Claim 28 words
In a reverse staggered type amorphous-silicon thin film transistor array substrate according to claim 1, wherein said material of the source electrode is a silicon layer containing impurities.
Claim 5
Dependent Claim 96 words
A reverse staggered amorphous-silicon thin film transistor array substrate of amorphous silicon thin film transistors having gate electrodes and source electrodes, said source electrodes being comprised of an impurity doped silicon layer, said transistors being arranged in an array, comprising gate wirings interconnecting said gate electrodes, transparent conductive source wirings interconnecting said source electrodes, and auxiliary source wirings interconnecting said source electrodes, said auxiliary source wirings being formed along said transparent source wirings in it length direction and extending under said transparent source wirings, said auxiliary wirings being of the same material as said source electrodes.
Claim 6
Dependent Claim 96 words
A reverse staggered amorphous-silicon thin film transistor array substrate of amorphous silicon thin film transistors having gate electrodes and source electrodes, said source electrodes being comprised of an impurity doped silicon layer, said transistors being arranged in an array, comprising gate wirings interconnecting said gate electrodes, transparent conductive source wirings interconnecting said source electrodes, and auxiliary source wirings interconnecting said source electrodes, said auxiliary source wirings being formed along said transparent source wirings in it length direction and extending under said transparent source wirings, said auxiliary wirings being of the same material as said source electrodes.
Claim 7
Dependent Claim 41 words
The reverse staggered amorphous-silicon thin film transistor array substrate of claim 4 wherein said source electrodes further comprise a metal layer overlaying said impurity doped silicon layer and said auxiliary wirings are also comprised of an extension of said metal layer.
Claim 8
Dependent Claim 24 words
The reverse staggered amorphous-silicon thin film transistor array substrate of claim 4 wherein said auxiliary source wirings are wider than said transparent source wirings.
Claim 9
Dependent Claim 24 words
The reverse staggered amorphous-silicon thin film transistor array substrate of claim 4 wherein said auxiliary source wirings are narrower than said transparent source wirings.

References Cited (Backward Citations)

US4803528A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-04-01 1994-10-01 1995-04-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-04-01 1998-10-01 1999-04-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-04-01 2002-10-01 2003-04-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag