US5004933A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Phase-selectable flip-flop
Assignee: Micron Technology Inc
•
Filing: 1987-09-18
•
Granted: 1991-04-02
•
Expires: 2007-09-18
Abstract
Abstract A phase-selectable flip-flop has an input dual-enable transparent latch and an output D-type flip-flop. A clock is input to one enable of the transparent latch and to the flip-flop, and a command is input to the second enable of the transparent latch. When the command is in a first state the latch is held transparent and data is clocked into the flip-flop on the rising edge of the clock, and when the command is in a second state data is held by the transparent latch on the falling edge of the clock and clocked into the flip-flop on the succeeding rising edge.
Inventors
- 👤 Glenn F. Widener
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 22:40
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/027; H03K3/037; H03K3/0375; H03K5/00; H03K5/15; H03K5/15013; H03K5/1506; H03K5/15066
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
139 words
A phase-selectable flip-flop comprising: an input transparent latch having a data input, a data output, and two enable inputs, a clock being applied to one enable input and a command being applied to the other enable input; and a flip-flop connected to the data output of the input transparent latch, the flip-flop being clocked by the clock, such that when the command is in a first state the input transparent latch is held transparent and the output of the phase-selectable flip-flop is that data clocked into the flip-flop on the rising edge of the clock, and when the command is in a second state the output of the phase-selectable flip-flop is that data latched by the input transparent latch on the falling edge of the clock and clocked into the flip-flop on the next rising edge of the clock.
Claim 2
Dependent Claim
139 words
A phase-selectable flip-flop comprising: an input transparent latch having a data input, a data output, and two enable inputs, a clock being applied to one enable input and a command being applied to the other enable input; and a flip-flop connected to the data output of the input transparent latch, the flip-flop being clocked by the clock, such that when the command is in a first state the input transparent latch is held transparent and the output of the phase-selectable flip-flop is that data clocked into the flip-flop on the rising edge of the clock, and when the command is in a second state the output of the phase-selectable flip-flop is that data latched by the input transparent latch on the falling edge of the clock and clocked into the flip-flop on the next rising edge of the clock.
Claim 3
Dependent Claim
134 words
A four-phase login circuit of the type having an input flip-flop in series with an output flip-flop for each of the four phase paths, the four-phase login circuit further comprising a dual-enable input transparent latch in series between the input flip-flop and the output flip-flop in at least one of the phase paths, one of the phase clocks in a phase path without the transparent latch being input to one enable input and a command being input to the other enable input of the transparent latch such that when the command is in one state for high frequency sample rates the transparent latch delays the data by a half clock cycle, and when the command is in a second state for low frequency sample rates the data is not delayed by the transparent latch.
Claim 4
Dependent Claim
134 words
A four-phase login circuit of the type having an input flip-flop in series with an output flip-flop for each of the four phase paths, the four-phase login circuit further comprising a dual-enable input transparent latch in series between the input flip-flop and the output flip-flop in at least one of the phase paths, one of the phase clocks in a phase path without the transparent latch being input to one enable input and a command being input to the other enable input of the transparent latch such that when the command is in one state for high frequency sample rates the transparent latch delays the data by a half clock cycle, and when the command is in a second state for low frequency sample rates the data is not delayed by the transparent latch.
References Cited (Backward Citations)
US4080576A
Cited
US4039960A
Cited
US4334157A
Cited
US4627085A
Cited
US4629909A
Cited
US4633487A
Cited
US4620180A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-04-01 | 1994-10-01 | 1995-04-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-04-01 | 1998-10-01 | 1999-04-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-04-01 | 2002-10-01 | 2003-04-02 | $7700.00 | Window Closed / Lapsed |