US5003392A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuit for digitally deriving pulses of horizontal and vertical frequency from a synchronizing signal
Assignee: Philips GmbH
•
Filing: 1989-09-20
•
Granted: 1991-03-26
•
Expires: 2009-09-20
Abstract
Abstract A video synchronizing signal having components of horizontal and vertical scan frequencies is supplied to both of first and second clocked circuit units. The first clocked circuit unit is clocked by a clock signal of a frequency substantially higher than the horizontal frequency component of the synchronizing signal and produces both horizontal frequency pulses and pulses having twice the horizontal frequency by means of a logic circuit which includes a counter. The latter pulses are used to clock the second clocked circuit unit which is supplied with pulses of horizontal frequency as well as with the synchronizing signal. By means of its logic circuits also including a counter, the second circuit unit produces pulses of vertical frequency, frame pulses of half the vertical frequency and a signal indicating whether the input synchronizing signal for both circuits conforms with a 625-line television standard or a 525-line standard. Both the first and second circuit units can be implemented by available programmable array logic (PAL) integrated components and since the processing of the input signals is all digital, there are no circuit time constants which need to be trimmed or calibrated.
Inventors
- 👤 Gerhard Wischermann
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 16:20
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/04; H04N5/08; H04N5/10
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
270 words
A circuit apparatus for deriving horizontal frequency and vertical frequency pulses for video signal processing from a video synchronizing signal (S) having respective horizontal and vertical frequency components, by digital electronic means, said apparatus comprising: a source of pulses of a first clock signal (C1) of a frequency substantially higher than said horizontal frequency component of said synchronizing signal (S); a first clocked circuit unit incorporating a pulse counting logic portion in said circuit unit and having first and second outputs, a first input to which said synchronizing signal is supplied and a second input for clocking said unit connected to said source of pulses of said clock signal (C1), and means, including said pulse counting logic portion, for deriving, from said input signals, pulses of a horizontal frequency signal (H) provided at said first output and pulses of a second clock signal (C2) provided at said second output and having twice the frequency of said horizontal frequency signal (H), and a second clocked circuit unit incorporating a pulse counting logic portion in said second circuit unit and having an output, a first input to which said synchronizing signal (S) is supplied, a second input to which said pulses of horizontal frequency signal (H) are supplied, a third input at which said pulses of said second clock signal (C2) are supplied for clocking said second circuit unit and means, including said pulse counting logic portion of said second circuit unit, for deriving, from said signals provided at said inputs of said second circuit unit, pulses of a vertical frequency signal (V) provided at said output of said second circuit unit.
Claim 2
Dependent Claim
270 words
A circuit apparatus for deriving horizontal frequency and vertical frequency pulses for video signal processing from a video synchronizing signal (S) having respective horizontal and vertical frequency components, by digital electronic means, said apparatus comprising: a source of pulses of a first clock signal (C1) of a frequency substantially higher than said horizontal frequency component of said synchronizing signal (S); a first clocked circuit unit incorporating a pulse counting logic portion in said circuit unit and having first and second outputs, a first input to which said synchronizing signal is supplied and a second input for clocking said unit connected to said source of pulses of said clock signal (C1), and means, including said pulse counting logic portion, for deriving, from said input signals, pulses of a horizontal frequency signal (H) provided at said first output and pulses of a second clock signal (C2) provided at said second output and having twice the frequency of said horizontal frequency signal (H), and a second clocked circuit unit incorporating a pulse counting logic portion in said second circuit unit and having an output, a first input to which said synchronizing signal (S) is supplied, a second input to which said pulses of horizontal frequency signal (H) are supplied, a third input at which said pulses of said second clock signal (C2) are supplied for clocking said second circuit unit and means, including said pulse counting logic portion of said second circuit unit, for deriving, from said signals provided at said inputs of said second circuit unit, pulses of a vertical frequency signal (V) provided at said output of said second circuit unit.
Claim 3
Dependent Claim
58 words
The circuit apparatus of claim 1, wherein said second clocked circuit unit has a second output and has means for deriving, from said pulses of said vertical frequency signal (V) and from said pulses of said horizontal frequency signal (H), pulses of a frame signal (2V) having half the frequency of said pulses of said vertical frequency signal.
Claim 4
Dependent Claim
67 words
The circuit apparatus of claim 1, wherein said clocked circuit unit also includes means for deriving from said synchronizing signal (S), from said second clock signal (C2) and from said pulse counting logic portion of said second circuit unit a binary value signal having a first state designating the presence of a 625-line synchronizing signal and a second state designating the presence of a 525-line synchronizing signal.
Claim 5
Dependent Claim
67 words
The circuit apparatus of claim 2, wherein said clocked circuit unit also includes means for deriving from said synchronizing signal (S), from said second clock signal (C2) and from said pulse counting logic portion of said second circuit unit a binary value signal having a first state designating the presence of a 625-line synchronizing signal and a second state designating the presence of a 525-line synchronizing signal.
Claim 6
Dependent Claim
182 words
The circuit apparatus of claim 1, wherein said first clocked circuit unit comprises a pulse former circuit (12) and a counter (13), said counter having outputs, a counting clock input to which said first clock signal (C1) is supplied and a reset input, said pulse former (12) having means for control thereof by the leading flanks of said synchronizing signal (S) and having an output connected to said reset input of said counter, and also a first logic circuit (15) having first and second outputs and having inputs respectively connected to outputs of said counter (13), said pulse former circuit (12) having also a second output, and a second logic circuit (14) having inputs respectively connected to said first output of said first logic circuit (15) and to said second output of said pulse former (12), said second output of said first logic circuit (15) being an output for pulses of said second clock signal (C2) for said second circuit unit and the output of said second logic circuit (14) providing an output of said pulses of said horizontal frequency signal (H).
Claim 7
Dependent Claim
46 words
The circuit apparatus of claim 5, wherein said counter (13) has a maximum count content which is smaller than the ratio of said frequency of said first clock signal (C1) to the frequency of said horizontal frequency signal (H) and greater than half of said ratio.
Claim 8
Dependent Claim
33 words
The circuit apparatus of claim 5, wherein said pulse former (12), said counter (13), said first logic circuit (15) and said second logic circuit (14) are combined in a programmable array logic unit.
Claim 9
Dependent Claim
89 words
The circuit apparatus of claim 1, wherein said second clocked circuit unit, in said pulse counting logic portion thereof, includes a counter (21) and a first logic circuit (25), said counter (21) having a reset input connected to said first input of said second circuit unit and a counting clock input connected to said third input of said second circuit unit and having count state outputs connected to said first logic circuit (25) and said first logic circuit having an output constituting said output of said second circuit unit.
Claim 10
Dependent Claim
141 words
The circuit apparatus of claim 8, wherein said second clocked circuit unit comprises a second logic circuit (27) and a D-flipflop (28) having an enable input, a clock input, a data input and an output, said second logic circuit (27) having inputs respectively connected to outputs of said counter (21) and having an output connected to said enable input of said D-flipflop (28), said clock input of said D-flipflop (28) being connected to said third input of said second circuit unit, said data input of said D-flipflop being connected to said first input of said second circuit unit, said counter outputs connected with said second logic circuit (27) being so selected that said output of said D-flipflop (28) produces a signal for designating whether said synchronizing signal (S) conforms to a 625-line standard or whether it conforms to a 525-line standard.
Claim 11
Dependent Claim
87 words
The circuit apparatus of claim 8, wherein a D-flipflop (33) is provided having a clock input, a data input and an output, said clock input being connected to said output of said first logic circuit (25) said data input being connected to said second input of said second circuit unit and said output of said D-flipflop being an additional output of said second circuit unit at which there are made available frame pulses (2V) of a signal having half the frequency of said vertical frequency pulses (V).
Claim 12
Dependent Claim
139 words
The circuit apparatus of claim 8, which comprises a D-flipflop (30) having an enable input, a D-input, a clock input and an output and wherein a second logic circuit (31) is provided having first and second inputs and having an output connected to said enable input of said D-flipflop, said first input of said second logic circuit being connected to said first input of said second circuit unit and said second input of said second logic circuit (31) being connected to the output of said first logic circuit (25) and said clock input of said D-flipflop (30) being connected to said third input of said second circuit unit, whereby said output of said D-flipflop provides, at a second output of said second circuit unit, frame pulses of a signal having half the frequency of said vertical frequency signal (V).
Claim 13
Dependent Claim
23 words
The circuit apparatus of claim 8, wherein said second clocked circuit unit is in the form of a programmable array logic (PAL) unit.
Claim 14
Dependent Claim
42 words
The circuit apparatus of claim 1, wherein both said first clocked circuit unit and said second clocked circuit unit are constituted as a single programmable array logic unit having a plurality of regions respectively connected for being clocked by different clock signals.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-03-25 | 1994-09-24 | 1995-03-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-03-25 | 1998-09-24 | 1999-03-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-03-25 | 2002-09-24 | 2003-03-26 | $7700.00 | Window Closed / Lapsed |