Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
172 words
Apparatus for processing a baseband video signal having alternately occurring even and odd fields and including a composite sync signal having an H signal component for generating a pulse to within a half horizontal line resolution within the even and odd fields, said apparatus comprising: first means responsive to the composite sync signal for developing the H signal and a 2H signal; counting means coupled to said first means and responsive to said 2H signal for successively developing a sequence of coded signals, wherein each of said coded signals identifies a respective half of a horizontal line within successive alternating even and odd fields of the baseband video signal; and decoding means coupled to said first means and to said counting means and responsive to said developed H signal and to said sequence of coded signals respectively output therefrom for developing a first selected decoded signal during each said even field of the baseband video signal and a second selected decoded signal during each said odd field of the baseband video signal.
Claim 2
Dependent Claim
172 words
Apparatus for processing a baseband video signal having alternately occurring even and odd fields and including a composite sync signal having an H signal component for generating a pulse to within a half horizontal line resolution within the even and odd fields, said apparatus comprising: first means responsive to the composite sync signal for developing the H signal and a 2H signal; counting means coupled to said first means and responsive to said 2H signal for successively developing a sequence of coded signals, wherein each of said coded signals identifies a respective half of a horizontal line within successive alternating even and odd fields of the baseband video signal; and decoding means coupled to said first means and to said counting means and responsive to said developed H signal and to said sequence of coded signals respectively output therefrom for developing a first selected decoded signal during each said even field of the baseband video signal and a second selected decoded signal during each said odd field of the baseband video signal.
Claim 3
Dependent Claim
47 words
Apparatus as in claim 1 wherein said first means comprises the combination of a phase lock loop locked in frequency and phase to the composite sync signal and a horizontal counter for dividing an output of the phase lock loop down to the H and 2H signals.
Claim 4
Dependent Claim
62 words
Apparatus as in claim 1 further comprising vertical reset means responsive to a vertical sync signal within the composite sync signal for developing a vertical rate signal, said vertical reset means coupled to said counting means and to said decoding means for providing said vertical rate signal thereto in synchronizing said first and second selected decoded signals with said vertical sync signal.
Claim 5
Dependent Claim
39 words
Apparatus as in claim 3 wherein said vertical reset means is further coupled to said first means and responsive to the 2H signal received therefrom for sampling the composite sync signal with a positive-going edge of the 2H signal.
Claim 6
Dependent Claim
21 words
Apparatus as in claim 1 wherein said counting means divides the 2H signal by 525 in generating a vertical rate signal.
Claim 7
Dependent Claim
26 words
Apparatus as in claim 1 wherein said first and second selected decoded signals represent a selected horizontal half line within said even and odd fields, respectively.
Claim 8
Dependent Claim
56 words
Apparatus as in claim 6 wherein said decoding means includes a plurality of addresses with a pair of said addresses defining the start and stop of one of said selected decoded signals, and wherein each of said coded signals includes a start and stop address for accessing a pair of said addresses within said decoding means.
Claim 9
Dependent Claim
38 words
Apparatus as in claim 7 wherein said decoding means comprises a programmable logic device having a plurality of data inputs to which the coded signals are provided and a clock input to which the 2H signal is provided.