Patent US4996691A successfully refreshed from Google Patents.
US4996691A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuit testing method and apparatus and integrated circuit devices for use therewith
Assignee: Nortel Networks Ltd
•
Filing: 1988-09-21
•
Granted: 1991-02-26
•
Expires: 2008-09-21
Abstract
Abstract In a so-called "scan-design" arrangement for testing integrated circuits, whether at the device level or at system level, problems associated with the storage and handling of vast amounts of data from increasingly complex devices are addressed by testing a pair of identical integrated circuits simultaneously and using the binary vector generated by scanning one of these integrated circuits as the reference against which to compare the binary vector produced by scanning the other integrated circuit. A plurality of "scan-designed" integrated circuits may be connected in series, possibly in a ring, and each compared with its predecessor. Zero-display coupling across each device may be employed to allow each successive integrated circuit to be compared with the same reference circuit in the chain or ring.
Inventors
- 👤 Philip S. Wilcox
- 👤 Benoit Nadeau-Dostie
- 👤 Vinod K. Agarwal
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 09:43
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318533; G01R31/318536; G01R31/318566
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
117 words
A method of testing at least two integrated circuits, each comprising a serial input port and a serial output port, and a plurality of memory devices, comprising the steps of: (i) in each integrated circuit, connecting said memory devices in series between said serial input port and said output port; (ii) initializing each series by passing a binary vector therethrough; (iii) clocking each said circuit at least once in normal operating mode; (iv) extracting from each said series of memory devices a binary vector resulting from said clocking; and (v) comparing the resulting binary vectory from one of said integrated circuits with the resulting binary vector from the other of said integrated circuits and registering any difference.
Claim 2
Independent Claim
117 words
A method of testing at least two integrated circuits, each comprising a serial input port and a serial output port, and a plurality of memory devices, comprising the steps of: (i) in each integrated circuit, connecting said memory devices in series between said serial input port and said output port; (ii) initializing each series by passing a binary vector therethrough; (iii) clocking each said circuit at least once in normal operating mode; (iv) extracting from each said series of memory devices a binary vector resulting from said clocking; and (v) comparing the resulting binary vectory from one of said integrated circuits with the resulting binary vector from the other of said integrated circuits and registering any difference.
Claim 3
Dependent Claim
49 words
A method as defined in claim 1, wherein bits of the resulting binary vector extracted from one series are compared with the corresponding bits of the resulting binary vector extracted from the other series individually as said resulting binary vectors are extracted from their respective series of memory devices.
Claim 4
Dependent Claim
52 words
A method as defined in claim 2, wherein such comparison is effected by means of a latch and an exclusive-OR gating means, said gating means having inputs connected to respective outputs of both series, the output of the latch indicating when the inputs to the exclusive-OR gating means are not the same.
Claim 5
Dependent Claim
39 words
A method as defined in claim 1, 2 or 3, wherein each integrated circuit other than a preselected one integrated circuit has its said resulting binary vector compared with the resulting binary vector of said preselected one integrated circuit.
Claim 6
Independent Claim
146 words
A system for testing at least two integrated circuits each having a plurality of memory devices connectable in series between an input port and an output port of the circuit, said system comprising: (i) means interconnecting the output port of one integrated circuit to the input port of the other integrated circuit, (ii) means for effecting interconnection of said plurality of memory devices in series between an input port and an output port; (iii) means for initializing each series by passing a binary vector therethrough; (iv) means for clocking each said circuit at least once in its normal operating mode; (v) means for extracting the binary vector resulting from such clocking from each of said series; (vi) means for comparing the binary vector extracted from one of said integrated circuits with the binary vector extracted from the other of said integrated circuits and indicating any differences.
Claim 7
Independent Claim
146 words
A system for testing at least two integrated circuits each having a plurality of memory devices connectable in series between an input port and an output port of the circuit, said system comprising: (i) means interconnecting the output port of one integrated circuit to the input port of the other integrated circuit, (ii) means for effecting interconnection of said plurality of memory devices in series between an input port and an output port; (iii) means for initializing each series by passing a binary vector therethrough; (iv) means for clocking each said circuit at least once in its normal operating mode; (v) means for extracting the binary vector resulting from such clocking from each of said series; (vi) means for comparing the binary vector extracted from one of said integrated circuits with the binary vector extracted from the other of said integrated circuits and indicating any differences.
Claim 8
Dependent Claim
44 words
A system as defined in claim 5, wherein the comparing means is arranged to compare bits of said binary vector extracted from said one of said integrated circuits individually with corresponding bits of said binary vector extracted from the other of said integrated circuits.
Claim 9
Dependent Claim
45 words
A system as defined in claim 6, wherein said comparing means comprises a latch and an exclusive-OR gating means, said gating means having one input connected to an output end of said series of memory devices and a second input connected to said input port.
Claim 10
Dependent Claim
142 words
An integrated circuit suitable for use in a testing system in which binary vectors are applied to a plurality of memory devices interconnected in series in said integrated circuit, said integrated circuit comprising a plurality of memory devices interconnectable in series between a first input port and an output port of said integrated circuit, means for connecting one end of said series of memory devices to either of said first input port and a second input port, means for connecting the other end of said series of memory devices to said output port, and means connected between said other end of said series of memory devices and said second input port for comparing binary bits of a binary vector extracted from said series of memory devices with bits of a binary vector applied to said second input port, and indicating any differences.
Claim 11
Dependent Claim
142 words
An integrated circuit suitable for use in a testing system in which binary vectors are applied to a plurality of memory devices interconnected in series in said integrated circuit, said integrated circuit comprising a plurality of memory devices interconnectable in series between a first input port and an output port of said integrated circuit, means for connecting one end of said series of memory devices to either of said first input port and a second input port, means for connecting the other end of said series of memory devices to said output port, and means connected between said other end of said series of memory devices and said second input port for comparing binary bits of a binary vector extracted from said series of memory devices with bits of a binary vector applied to said second input port, and indicating any differences.
Claim 12
Dependent Claim
45 words
An integrated circuit as defined in claim 8, said means for connecting the other end of said series of memory devices comprising switching means for selectively connecting said other end of the series of memory devices, or said second input port, to said output port.
Claim 13
Dependent Claim
46 words
An integrated circuit as defined in claim 8 or 9, wherein said comparing means is arranged to compare the bits of the binary vector extracted from said series of memory devices individually with the corresponding bits of the binary vector applied to said second input port.
Claim 14
Dependent Claim
47 words
An integrated circuit as defined in claim 10, wherien said comparing means comprises a latch and an exclusive-OR gating means, said gating means having one input connected to an output end of said series of memory devices and a second input connected to said second input port.
References Cited (Backward Citations)
US4244048A
Cited
US4426699A
Cited
US4509008A
Cited
US4503537A
Cited
US4602210A
Cited
US4879717A
Cited
US4843608A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-02-25 | 1994-08-27 | 1995-02-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-02-25 | 1998-08-27 | 1999-02-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-02-25 | 2002-08-27 | 2003-02-26 | $7700.00 | Window Closed / Lapsed |