← Back to Patent Explorer
US4983225A Expired / Lapsed US ⏱️ 0.0 years remaining

Process of manufacturing miniature thermoelectric converters

Assignee: British Gas PLC
•
Filing: 1989-08-16
•
Granted: 1991-01-08
•
Expires: 2009-08-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A thermoelectric semiconductor multicouple array comprises a substrate of semi-insulating material 10, alternate n-type and p-type strips or legs ion implanted into said substrate and connected together electrically in series, and terminal means 11 connected to said series-connected strips or legs. The array may be incorporated in an integrated circuit chip. A method of making such thermoelectric semiconductor multicouple arrays is also disclosed.

Inventors

  • 👤 David M. Rowe

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 20:05
CPC Classifications
H; H10; H10N; H10N10/00; H10N10/80; H10N10/81; H10N10/817; H10N10/85; H10N10/851; H10N10/853

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 82 words
A method of making a thermoelectric semiconductor multicouple array which comprises the steps of forming a surface of a semi-insulating material, ion implanting a first plurality of of strips of one conductivity type through a mask onto said surface, ion implanting a second plurality of strips of the opposite conductivity type through a mask onto said surface so that said second strips are disposed alternately between said first strips and the assembly of n-type and p-type strips are electrically connected in series.
Claim 2
Independent Claim 82 words
A method of making a thermoelectric semiconductor multicouple array which comprises the steps of forming a surface of a semi-insulating material, ion implanting a first plurality of of strips of one conductivity type through a mask onto said surface, ion implanting a second plurality of strips of the opposite conductivity type through a mask onto said surface so that said second strips are disposed alternately between said first strips and the assembly of n-type and p-type strips are electrically connected in series.
Claim 3
Dependent Claim 22 words
A method as claimed in claim 1, including the further step of applying contact members at the ends of said interconnected strips.
Claim 4
Dependent Claim 42 words
A method as claimed in claim 1, in which the surface of semi-insulating material is in the form of a sheet or wafer and a plurality of such sheets or wafers each bearing a said array are stacked side-by-side and interconnected together.
Claim 5
Dependent Claim 21 words
A method as claimed in claim 1, in which the surface of semi-insulating material is part of an integrated circuit chip.

References Cited (Backward Citations)

US4107723A Cited
US4128733A Cited
EP0034538A2 Cited
US4363928A Cited
JPS58112377A Cited
US4507181A Cited
US4547622A Cited
US4753683A Cited
US4731338A Cited
US4698455A Cited
US4897361A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-01-07 1994-07-09 1995-01-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-01-07 1998-07-09 1999-01-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-01-07 2002-07-09 2003-01-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag