Patent US3604363A successfully refreshed from Google Patents.
Patent US4978905A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4978905A Expired / Lapsed US ⏱️ 0.0 years remaining

Noise reduction output buffer

Assignee: Cypress Semiconductor Corp
•
Filing: 1989-10-31
•
Granted: 1990-12-18
•
Expires: 2009-10-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A circuit for compensating for MOS device response to supply voltage variations, as well as temperature and process variations, in an integrated circuit device. The compensation circuit produces a reference voltage which modulates the gate bias voltage of a MOS transistor such that the gate-to-source bias of the MOS transistor is varied to compensate for variations in the supply voltage as well as for variations in the temperature and manufacturing process. The circuit pulls up the reference voltage toward the supply voltage as the supply increases, thereby increasing the gate drive on the MOS transistor. The circuit provides compensation for both AC and DC supply variations. The MOS transistor is used to modulate the available current sinking capability in an IC device output buffer, such that as the MOS gate drive increases, the current sinking capability is reduced, thereby slowing the output state transitions as the supply increases, and reducing noise caused by supply variations.

Inventors

  • 👤 David Hoff
  • 👤 Saroj Pathak

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 08:50
CPC Classifications
G; G05; G05F; G05F3/00; G05F3/02; G05F3/08; G05F3/10; G05F3/16; G05F3/20; G05F3/24; G05F3/242; G05F3/247; G05F3/245; H; H03; H03K; H03K17/00; H03K17/14; H03K17/145; H03K17/16; H03K17/161; H03K17/162; H03K17/163; Y; Y10; Y10S; Y10S323/00; Y10S323/907

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 208 words
In an MOS integrated circuit device which receives a supply voltage and is characterized by at least one output circuit which drives an output terminal with an output signal, the output circuit characterized by a current sinking capability and by a state switching speed, a compensation circuit for compensating for supply voltage variations, comprising: circuit means for generating a supply compensation signal which is not at ground and which does not increase as the supply voltage increases, and means for generating a reference voltage signal, such that said reference signal varies in dependence on the supply voltage, whereby said reference voltage signal rises as the supply voltage rises, and become smaller as the supply voltage drops, said reference voltage signal generator means responsive to said supply compensation signal and said supply voltage to vary a gate drive on a first MOS transistor device characterized by a gate; and output circuit current modulating means responsive to said reference signal for modulating the current sinking capability of said output circuit, to reduce the current sinking capability as the reference signal increases and thereby reducing the output circuit state switching speed, and conversely increasing the current sinking capability as the reference signal decreases, thereby increasing the output circuit state switching speed.
Claim 2
Dependent Claim 208 words
In an MOS integrated circuit device which receives a supply voltage and is characterized by at least one output circuit which drives an output terminal with an output signal, the output circuit characterized by a current sinking capability and by a state switching speed, a compensation circuit for compensating for supply voltage variations, comprising: circuit means for generating a supply compensation signal which is not at ground and which does not increase as the supply voltage increases, and means for generating a reference voltage signal, such that said reference signal varies in dependence on the supply voltage, whereby said reference voltage signal rises as the supply voltage rises, and become smaller as the supply voltage drops, said reference voltage signal generator means responsive to said supply compensation signal and said supply voltage to vary a gate drive on a first MOS transistor device characterized by a gate; and output circuit current modulating means responsive to said reference signal for modulating the current sinking capability of said output circuit, to reduce the current sinking capability as the reference signal increases and thereby reducing the output circuit state switching speed, and conversely increasing the current sinking capability as the reference signal decreases, thereby increasing the output circuit state switching speed.
Claim 3
Dependent Claim 84 words
The compensation circuit of claim 1 wherein said MOS transistor device has a source, a drain coupled to the supply voltage, and said gate connected to said supply compensation signal, and wherein the supply compensation signal is substantially fixed with respect to supply voltage variations, wherein said gate drive on said MOS transistor device is modulated by the supply voltage level such that the transistor drive is increased as the supply voltage increases, and the transistor drive is decreased as the supply voltage decreases.
Claim 4
Dependent Claim 22 words
The compensation circuit of claim 2 wherein said circuit means comprises means for compensating for slowly varying changes in the supply voltage.
Claim 5
Dependent Claim 116 words
The compensation circuit of claim 2 wherein said circuit means comprises a second MOS transistor device coupled in series with said first MOS transistor device, such that drain-to-source current through said first device also flows through said second MOS transistor device, and an integrated resistor device in series with said second MOS transistor device, whereby the reference voltage signal comprises the voltage drop across the resistor and the drain-to-source voltage drop of the second MOS transistor device, and further comprising means for modulating the gate drive of said second MOS transistor device to compensate for temperature variations experienced by said integrated circuit device, whereby said reference voltage signal is compensated for variations in supply and temperature.
Claim 6
Dependent Claim 108 words
The compensation circuit of claim 4 wherein the reference voltage signal is developed at a reference node, and further comprising a third MOS transistor device coupled in series with said second MOS transistor device, said third MOS transistor device having a gate connected to the supply voltage, said second and third MOS transistor devices being disposed in a pull-down path for said reference node and being characterized by respective drain-source resistances, and whereby the drain-source resistance of the third MOS device increases at a slower rate with increasing supply voltage than does the drain-source resistance of the second MOS device, thereby providing supply compensation in said pull-down path.
Claim 7
Dependent Claim 129 words
The compensation circuit of claim 2 wherein said means for generating a substantially fixed supply compensation signal comprises second and third MOS transistor devices, each having a source, drain and gate, the drain of the second device coupled to the supply, the source of the second device coupled to the drain of the third device, and the source of the third device coupled to the device V ss potential, and the gates of the second and third devices are connected to V ss , and wherein the geometries of the second and third devices are selected such that (the drain-source voltage drop) of the third device is substantially constant as the supply voltage varies, and wherein the drain-source voltage drop of the third device establishes said reference voltage signal.
Claim 8
Dependent Claim 60 words
The compensation circuit of claim 1 wherein said reference circuit comprises means for compensating for rapidly changing supply voltage conditions, and said circuit means establishes said reference voltage signal at a reference node, and said circuit means comprises means for capacitively coupling said supply to said reference node, whereby as said supply voltage changes, the reference voltage changes with it.
Claim 9
Dependent Claim 35 words
The compensation circuit of claim 7 wherein said capacitive coupling means comprises an MOS transistor device having a source and a drain connected to the supply voltage, and a gate connected to said reference node.
Claim 10
Dependent Claim 40 words
The compensation circuit of claim 1 further comprising circuit means for selectively reducing the output circuit current sinking capability in response to an enable signal, thereby selectively increasing the output circuit state switching speed in response to the enable signal.
Claim 11
Dependent Claim 42 words
The compensation circuit of claim 9 wherein said circuit means comprises a second MOS transistor device selectively operable in a conductive state and gated to the conductive state in response to the enable signal to selectively bypass the first MOS transistor device.
Claim 12
Dependent Claim 198 words
In an MOS integrated circuit device which receives a supply voltage and is characterized by at least one output circuit which drives an output terminal with an output signal, the output circuit characterized by a current sinking capability and by a state switching speed, a compensation circuit for compensating for supply voltage variations, comprising: circuit means for generating a supply reference voltage signal at a reference node, such that said reference signal varies in dependence on the supply voltage, whereby said reference voltage signal rises as the supply voltage rises, and becomes smaller as the supply voltage drops; means for compensating for rapidly varying supply voltage conditions, said compensating means comprising circuit means for capacitively coupling said reference node to the supply voltage, whereby as the supply voltage changes rapidly, the reference voltage signal changes with it; and output circuit current modulating means responsive to said reference signal for modulating the current sinking capability of said output circuit, to reduce the current sinking capability as the reference signal increases and thereby reducing the output circuit state switching speed, and conversely increasing the current sinking capability as the reference signal decreases, thereby increasing the output circuit state switching speed.
Claim 13
Dependent Claim 198 words
In an MOS integrated circuit device which receives a supply voltage and is characterized by at least one output circuit which drives an output terminal with an output signal, the output circuit characterized by a current sinking capability and by a state switching speed, a compensation circuit for compensating for supply voltage variations, comprising: circuit means for generating a supply reference voltage signal at a reference node, such that said reference signal varies in dependence on the supply voltage, whereby said reference voltage signal rises as the supply voltage rises, and becomes smaller as the supply voltage drops; means for compensating for rapidly varying supply voltage conditions, said compensating means comprising circuit means for capacitively coupling said reference node to the supply voltage, whereby as the supply voltage changes rapidly, the reference voltage signal changes with it; and output circuit current modulating means responsive to said reference signal for modulating the current sinking capability of said output circuit, to reduce the current sinking capability as the reference signal increases and thereby reducing the output circuit state switching speed, and conversely increasing the current sinking capability as the reference signal decreases, thereby increasing the output circuit state switching speed.
Claim 14
Dependent Claim 36 words
The compensation circuit of claim 11 wherein said capacitive coupling means comprises an MOS transistor device having a source and a drain each connected to the supply voltage, and a gate connected to said reference node.

References Cited (Backward Citations)

US4636983A Cited
US4714901A Cited
US4723108A Cited
US4727309A Cited
US4835487A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-12-17 1994-06-18 1994-12-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-12-17 1998-06-18 1998-12-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-12-17 2002-06-18 2002-12-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag