US4636983A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory array biasing circuit for high speed CMOS device
Assignee: Cypress Semiconductor Corp
•
Filing: 1984-12-20
•
Granted: 1987-01-13
•
Expires: 2004-12-20
Abstract
Abstract A current limiting, process compensating circuit for CMOS memory arrays is provided. A dual transistor bias circuit is connected to each of a pair of columns of the array with a four transistor voltage reference circuit having its output connected to the gates of the active P-channel transistor of each bias circuit. A first P-channel transistor of the voltage reference circuit is sized to be less than the P-channel transistor of the bias circuit and the other three N-channel transistors are sized to be the same as the second transistor of the bias circuit and the two transistors of each memory cell in the array. As supply voltage to the array moves up or down making more or less current available, the combined circuit maintains nearly constant current on the first transistor of each bias circuit while compensating for process variation.
Inventors
- 👤 Kenneth E. Young
- 👤 Bruce L. Bateman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 09:56
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/12
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
177 words
In a CMOS integrated circuit device, a memory array and control circuitry therefor comprising: a plurality of pairs of columns; a plurality of word lines; a plurality of multi-transistor memory cells, each cell including a pair of cross-coupled N-channel transistors and being at an intersection of and connected to a pair of columns and to one said word line; bias means connected to one end of each said column, said bias means including a P-channel transistor and an N-channel transistor connected source/drain in series between a supply voltage input and one said column, each said bias means serving to limit the current drain to the threshold level of said P-channel transistor as the column for the particular bias means is pulled toward ground; and a voltage reference circuit connected to said supply voltage input and having an output connected to the gates of said P-channel transistors for each said pair of bias means connected to a pair of columns, said reference circuit providing compensation means for reducing the effects of process variations between elements of said device.
Claim 2
Dependent Claim
177 words
In a CMOS integrated circuit device, a memory array and control circuitry therefor comprising: a plurality of pairs of columns; a plurality of word lines; a plurality of multi-transistor memory cells, each cell including a pair of cross-coupled N-channel transistors and being at an intersection of and connected to a pair of columns and to one said word line; bias means connected to one end of each said column, said bias means including a P-channel transistor and an N-channel transistor connected source/drain in series between a supply voltage input and one said column, each said bias means serving to limit the current drain to the threshold level of said P-channel transistor as the column for the particular bias means is pulled toward ground; and a voltage reference circuit connected to said supply voltage input and having an output connected to the gates of said P-channel transistors for each said pair of bias means connected to a pair of columns, said reference circuit providing compensation means for reducing the effects of process variations between elements of said device.
Claim 3
Dependent Claim
93 words
The integrated circuit device of claim 1 wherein said voltage reference circuit comprises a P-channel transistor having its drain connected to a voltage supply and its source connected to first, second and third N-channel transistors source drain connected in series, said P-channel transistor being equal to or smaller in size than said P-channel transistor of said bias means, said first N-channel transistor being equal in size to said N-channel transistor of said bias means, and said second and third N-channel transistors being equal in size to said N-channel transistors of said memory cells.
Claim 4
Dependent Claim
21 words
The integrated circuit device of claim 1 wherein each said memory is a cross-coupled latch circuit comprised of four N-channel transistors.
Claim 5
Dependent Claim
187 words
In a CMOS integrated circuit device, a memory array and control circuitry therefor comprising: a plurality of pairs of columns, each pair constituting a bit line and a bit bar line; a plurality of word lines extending transverse to said pairs of columns; a plurality of multi-transistor memory cells, each cell being located at an intersection of and connected to one word line and one pair of columns; bias means connected to one end of each said column, each said bias means including a P-channel transistor source/drain and an N-channel transistor source/drain connected in series between a supply voltage input and one said column, each said bias means being operative for limiting the current drain to the threshold level of said P-channel transistor as the connected column for the particular bias means is pulled toward ground; and a voltage reference circuit having an output connected to the gates of the P-channel transistors for the bias means of column pairs, said reference circuit having transistor elements sized to mirror transistor elements of said bias means and said memory cells and thereby compensate for process variations within said device.
Claim 6
Dependent Claim
187 words
In a CMOS integrated circuit device, a memory array and control circuitry therefor comprising: a plurality of pairs of columns, each pair constituting a bit line and a bit bar line; a plurality of word lines extending transverse to said pairs of columns; a plurality of multi-transistor memory cells, each cell being located at an intersection of and connected to one word line and one pair of columns; bias means connected to one end of each said column, each said bias means including a P-channel transistor source/drain and an N-channel transistor source/drain connected in series between a supply voltage input and one said column, each said bias means being operative for limiting the current drain to the threshold level of said P-channel transistor as the connected column for the particular bias means is pulled toward ground; and a voltage reference circuit having an output connected to the gates of the P-channel transistors for the bias means of column pairs, said reference circuit having transistor elements sized to mirror transistor elements of said bias means and said memory cells and thereby compensate for process variations within said device.
Claim 7
Dependent Claim
42 words
The circuit device according to claim 4 wherein said voltage reference circuit is comprised of a first P-channel transistor having its drain connected to a source voltage and three source/drain connected N-channel transistors connected to the source of said first P-channel transistor.
Claim 8
Dependent Claim
55 words
The circuit device according to claim 4 wherein the size of said first P-channel transistor is less then the P-channel transistor of each said bias means, and said N-channel transistors are equal in size to the N-channel transistor of said bias means and to two N-channel transistors comprising each said memory cell in said device.
References Cited (Backward Citations)
US4433393A
Cited
US4516225A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-01-12 | 1990-07-14 | 1991-01-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-01-12 | 1994-07-14 | 1995-01-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-01-12 | 1998-07-14 | 1999-01-13 | $7700.00 | Window Closed / Lapsed |