US4975835A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Variable length data processing apparatus for consecutively processing variable-length data responsive to one instruction
Assignee: Casio Computer Co Ltd
•
Filing: 1988-10-14
•
Granted: 1990-12-04
•
Expires: 2008-10-14
Abstract
Abstract Data divided by delimiters representing the boundaries of the data is stored in a data memory. Instructions each including designation of a delimiter are stored in an instruction register. A control circuit decodes an instruction output from the instruction register, and repeats processing of the data read out from the data memory in accordance with the decoded instruction every time the data is read out therefrom. A delimiter detector outputs a coincidence signal when it detects that a delimiter which coincides with the delimiter in the instruction is present in the data read out from the data memory. When this coincidence signal is input to the control circuit, the control circuit ends the processing which has been performed in accordance with the instruction.
Inventors
- 👤 Norihiro Hidaka
- 👤 Shin Ito
- 👤 Tetsuya Sato
- 👤 Makoto Kimura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 16:38
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/30003; G06F9/30007; G06F9/30018; G06F9/32; G06F9/322; G06F9/325
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
223 words
An apparatus for consecutively processing variable-length data by one instruction, comprising: data storage means for storing a plurality of variable length data each divided by a delimiter; instruction storage means for storing a plurality of instructions which include designation of a delimiter; means for reading out an instruction from said instruction storage means; address generating means coupled to said data storage means, for consecutively outputting addresses to said data storage means; data processing means coupled to said instruction storage means and to said data storage means, for decoding one of the instructions read out from said instruction storage means which designates a delimiter, and for consecutively processing variable-length data in accordance with said one decoded instruction, the variable-length data being consecutively read out from said data storage means by using the addresses output from said address generating means; delimiter detecting means coupled to said data storage means and to said instruction storage means, for outputting a coincidence signal upon detecting that a delimiter from said data storage means which coincides with a delimiter designated by said one decoded instruction is present in said consecutively read out data; and control means coupled to said delimiter detecting means, and responsive to the coincidence signal from said delimiter detecting means, for ending said consecutive processing of variable-length data performed in accordance with said one decoded instruction.
Claim 2
Independent Claim
223 words
An apparatus for consecutively processing variable-length data by one instruction, comprising: data storage means for storing a plurality of variable length data each divided by a delimiter; instruction storage means for storing a plurality of instructions which include designation of a delimiter; means for reading out an instruction from said instruction storage means; address generating means coupled to said data storage means, for consecutively outputting addresses to said data storage means; data processing means coupled to said instruction storage means and to said data storage means, for decoding one of the instructions read out from said instruction storage means which designates a delimiter, and for consecutively processing variable-length data in accordance with said one decoded instruction, the variable-length data being consecutively read out from said data storage means by using the addresses output from said address generating means; delimiter detecting means coupled to said data storage means and to said instruction storage means, for outputting a coincidence signal upon detecting that a delimiter from said data storage means which coincides with a delimiter designated by said one decoded instruction is present in said consecutively read out data; and control means coupled to said delimiter detecting means, and responsive to the coincidence signal from said delimiter detecting means, for ending said consecutive processing of variable-length data performed in accordance with said one decoded instruction.
Claim 3
Dependent Claim
25 words
The apparatus according to claim 1, wherein the designation of a delimiter includes at least one of delimiter data and data corresponding to a delimiter.
Claim 4
Dependent Claim
15 words
The apparatus according to claim 2, wherein the delimiter data include a delimiter per se.
Claim 5
Dependent Claim
68 words
The apparatus according to claim 1, wherein: the delimiter in said data storage means includes a plurality of codes to which weighted priorities for processing are assigned; and said delimiter detecting means includes means for outputting the coincidence signal to said control means upon detecting that a delimiter read out from said data storage means has a higher priority than the delimiter designated by said one decoded instruction.
Claim 6
Independent Claim
243 words
An apparatus for consecutively processing variable length data by one instruction, comprising: data storage means for storing a plurality of variable length data each divided by a delimiter; instruction storage means for storing a plurality of instructions which include designation of a delimiter; means for reading out an instruction from said instruction storage means; address generating means coupled to said data storage means, for consecutively outputting addresses to said data storage means; data processing means coupled to said instruction storage means and to said data storage means, for decoding one of the instructions read out from said instruction storage means which designates a delimiter, and for consecutively processing variable-length data in accordance with said one decoded instruction, the variable-length data being consecutively read out from said data storage means by using the addresses output from said address generating means; delimiter detecting means coupled to said data storage means and to said instruction storage means, for outputting a coincidence signal upon detecting that a delimiter from said data storage means which coincides with a delimiter designated by said one decoded instruction is present in said consecutively read out data; counting means coupled to said delimiter detecting means, for counting coincidence signals output from said delimiter detecting means; and control means coupled to said counting means, for ending said consecutive processing of variable-length data performed in accordance with said one instruction in response to a count value of said counting means reaching a specific value.
Claim 7
Independent Claim
243 words
An apparatus for consecutively processing variable length data by one instruction, comprising: data storage means for storing a plurality of variable length data each divided by a delimiter; instruction storage means for storing a plurality of instructions which include designation of a delimiter; means for reading out an instruction from said instruction storage means; address generating means coupled to said data storage means, for consecutively outputting addresses to said data storage means; data processing means coupled to said instruction storage means and to said data storage means, for decoding one of the instructions read out from said instruction storage means which designates a delimiter, and for consecutively processing variable-length data in accordance with said one decoded instruction, the variable-length data being consecutively read out from said data storage means by using the addresses output from said address generating means; delimiter detecting means coupled to said data storage means and to said instruction storage means, for outputting a coincidence signal upon detecting that a delimiter from said data storage means which coincides with a delimiter designated by said one decoded instruction is present in said consecutively read out data; counting means coupled to said delimiter detecting means, for counting coincidence signals output from said delimiter detecting means; and control means coupled to said counting means, for ending said consecutive processing of variable-length data performed in accordance with said one instruction in response to a count value of said counting means reaching a specific value.
Claim 8
Dependent Claim
104 words
The apparatus according to claim 5, wherein: the delimiter in said data storage means includes a plurality of codes to which weighted priorities for processing are assigned; said delimiter detecting means includes means for outputting a specific detection signal to said control means upon detecting that a delimiter read out from said data storage means has a higher priority than the delimiter designated by said one decoded instruction; and said control means includes means for ending said consecutive processing of said variable-length data which is performed in accordance with the one decoded instruction when said specific detection signal is input to said control means.
Claim 9
Dependent Claim
25 words
The apparatus according to claim 5, wherein the designation of a delimiter includes at least one of delimiter data and data corresponding to a delimiter.
Claim 10
Dependent Claim
15 words
The apparatus according to claim 7, wherein the delimiter data includes a delimiter per se.
Claim 11
Independent Claim
263 words
An apparatus for consecutively processing variable length data by one instruction, comprising: data storage means for storing a plurality of variable length data each divided by a delimiter; instruction storage means for storing a plurality of instructions which include designation of a delimiter; means for reading out an instruction from said instruction storage means; address generating means coupled to said data storage means, for consecutively outputting addresses to said data storage means; data processing means coupled to said instruction storage means and to said data storage means, for decoding one of the instructions read out from said instruction storage means which designates a delimiter, and for consecutively processing variable-length data in accordance with said one decoded instruction, the variable-length data being consecutively read out from said data storage means by using the addresses output from said address generating means; delimiter detecting means coupled to said data storage means and to said instruction storage means, for outputting a coincidence signal upon detecting that a delimiter from said data storage means which coincides with a delimiter designated by said one decoded instruction is present in said consecutively read out data; and counting means coupled to said data processing means, for counting a number of data items read out from said data storage means; control means coupled to said delimiter detecting means and to said counting means, for ending said consecutive processing of variable data performed in accordance with said one decoded instruction in response to the coincidence signal from said delimiter detecting means or a count value of said counting means reaching a specific value.
Claim 12
Independent Claim
263 words
An apparatus for consecutively processing variable length data by one instruction, comprising: data storage means for storing a plurality of variable length data each divided by a delimiter; instruction storage means for storing a plurality of instructions which include designation of a delimiter; means for reading out an instruction from said instruction storage means; address generating means coupled to said data storage means, for consecutively outputting addresses to said data storage means; data processing means coupled to said instruction storage means and to said data storage means, for decoding one of the instructions read out from said instruction storage means which designates a delimiter, and for consecutively processing variable-length data in accordance with said one decoded instruction, the variable-length data being consecutively read out from said data storage means by using the addresses output from said address generating means; delimiter detecting means coupled to said data storage means and to said instruction storage means, for outputting a coincidence signal upon detecting that a delimiter from said data storage means which coincides with a delimiter designated by said one decoded instruction is present in said consecutively read out data; and counting means coupled to said data processing means, for counting a number of data items read out from said data storage means; control means coupled to said delimiter detecting means and to said counting means, for ending said consecutive processing of variable data performed in accordance with said one decoded instruction in response to the coincidence signal from said delimiter detecting means or a count value of said counting means reaching a specific value.
Claim 13
Dependent Claim
68 words
The apparatus according to claim 9, wherein: the delimiter in said data storage means includes a plurality of codes to which weighted priorities for processing are assigned; and said delimiter detecting means includes means for outputting the coincidence signal to said control means upon detecting that a delimiter read out from said data storage means has a higher priority than the delimiter designated by said one decoded instruction.
Claim 14
Dependent Claim
25 words
The apparatus according to claim 9, wherein the designation of a delimiter includes at least one of delimiter data and data corresponding to a delimiter.
Claim 15
Dependent Claim
15 words
The apparatus according to claim 11, wherein the delimiter data includes a delimiter per se.
Claim 16
Dependent Claim
212 words
A processor for consecutively processing variable length data in accordance with one instruction, the length of the variable-length data being defined by at least one delimiter, comprising: instruction storage means for storing one instruction including an operation portion designating an operation to be performed by the variable-length data and a delimiter portion designating a delimiter; address generating means for sequentially outputting addresses to obtain said variable-length data; instruction decoding means coupled to said instruction storage means, for decoding said operation portion of said one instruction output from said instruction storage means; data processing means coupled to said instruction decoding means, for consecutively processing variable-length data in accordance with said decoded operation portion, the variable length data being consecutively read out by using the addresses output from said address generating means; delimiter detecting means coupled to said instruction storage means, for outputting a coincidence signal upon detecting that a delimiter of said variable-length data which coincides with the delimiter designated by said delimiter portion of said one instruction is present in said consecutively read out variable-length data; and control means coupled to said delimiter detecting means, for ending said consecutive processing of variable-length data performed in accordance with said decoded operation portion in response to the coincidence signal from said delimiter detecting means.
Claim 17
Dependent Claim
212 words
A processor for consecutively processing variable length data in accordance with one instruction, the length of the variable-length data being defined by at least one delimiter, comprising: instruction storage means for storing one instruction including an operation portion designating an operation to be performed by the variable-length data and a delimiter portion designating a delimiter; address generating means for sequentially outputting addresses to obtain said variable-length data; instruction decoding means coupled to said instruction storage means, for decoding said operation portion of said one instruction output from said instruction storage means; data processing means coupled to said instruction decoding means, for consecutively processing variable-length data in accordance with said decoded operation portion, the variable length data being consecutively read out by using the addresses output from said address generating means; delimiter detecting means coupled to said instruction storage means, for outputting a coincidence signal upon detecting that a delimiter of said variable-length data which coincides with the delimiter designated by said delimiter portion of said one instruction is present in said consecutively read out variable-length data; and control means coupled to said delimiter detecting means, for ending said consecutive processing of variable-length data performed in accordance with said decoded operation portion in response to the coincidence signal from said delimiter detecting means.
References Cited (Backward Citations)
US3822378A
Cited
US4003031A
Cited
US4031515A
Cited
US4032900A
Cited
US4034350A
Cited
US4064553A
Cited
US4103334A
Cited
US4068298A
Cited
US4079234A
Cited
US4133041A
Cited
JPS5346689A
Cited
US4145753A
Cited
US4261033A
Cited
US4348725A
Cited
US4384343A
Cited
US4443860A
Cited
JPS5751137A
Cited
JPS5756093A
Cited
US4539605A
Cited
JPS5846735A
Cited
JPS5853384A
Cited
US4615024A
Cited
US4523237A
Cited
US4611280A
Cited
US4769722A
Cited
US4758902A
Cited
US4772959A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-12-03 | 1994-06-04 | 1994-12-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-12-03 | 1998-06-04 | 1998-12-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-12-03 | 2002-06-04 | 2002-12-04 | $7700.00 | Window Closed / Lapsed |