US4972376A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Self-refresh system for use in a field memory device operating without reliance upon external control
Assignee: Sharp Corp
•
Filing: 1988-11-08
•
Granted: 1990-11-20
•
Expires: 2008-11-08
Abstract
Abstract In a dynamic Random Access Memory having memory cells arranged in a matrix shape, one of row decoders is designated so that the data stored in the memory cells of a row corresponding to the designated row decoder are read out. Subsequently, a row address for refreshing the memory cell array is automatically generated by a refresh address counter which is located in the dynamic Random Access Memory, thereby, the memory cells on the row of the memory cell array are refreshed without any external refresh control unit.
Inventors
- 👤 Yasuo Torimaru
- 👤 Kouji Inoue
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 10:53
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/406; G11C7/00; G11C7/10
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
199 words
A field memory self-refresh system being completely integrated within a dynamic random access memory chip operating without reliance upon external control, comprising: control means for generating a read signal, write signal, an d transfer signal to control read and write operations, row address means for generating a first address to be utilized in one of a read and write operation in response to one of said read and write signal, and an integrated dynamic random access memory including, dynamic memory means for storing and outputting data according to said first address, refresh address means for generating a second address to be utilized in a refresh operation, said second address being distinct from said first address, selecting means for applying one of said first address and said second address to said dynamic memory means, latch means for latching data read from said dynamic memory means during a read operation, and output means for serially outputting data from said latch means in response to said transfer signal, said selecting means selecting said second address after said transfer signal is generated; said dynamic memory means having a portion thereof being refreshed according to said second address after said transfer signal is generated.
Claim 2
Dependent Claim
199 words
A field memory self-refresh system being completely integrated within a dynamic random access memory chip operating without reliance upon external control, comprising: control means for generating a read signal, write signal, an d transfer signal to control read and write operations, row address means for generating a first address to be utilized in one of a read and write operation in response to one of said read and write signal, and an integrated dynamic random access memory including, dynamic memory means for storing and outputting data according to said first address, refresh address means for generating a second address to be utilized in a refresh operation, said second address being distinct from said first address, selecting means for applying one of said first address and said second address to said dynamic memory means, latch means for latching data read from said dynamic memory means during a read operation, and output means for serially outputting data from said latch means in response to said transfer signal, said selecting means selecting said second address after said transfer signal is generated; said dynamic memory means having a portion thereof being refreshed according to said second address after said transfer signal is generated.
Claim 3
Dependent Claim
26 words
The self-refresh system as claimed in claim 1, wherein said dynamic memory means is a field memory array for storing image data for a television system.
Claim 4
Dependent Claim
39 words
The self-refresh system as claimed in claim 1, wherein said row address means is incremented in response to said transfer signals and said output means has transfer gates which transfer data from said latch means to an I/O line.
Claim 5
Dependent Claim
24 words
The self-refresh system as claimed in claim 3, wherein a refresh operation is performed a plurality of times between generation of said transfer signals.
References Cited (Backward Citations)
EP0109069A2
Cited
US4706221A
Cited
US4783768A
Cited
US4747082A
Cited
US4754425A
Cited
US4700330A
Cited
US4691303A
Cited
US4797850A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-11-19 | 1994-05-21 | 1994-11-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-11-19 | 1998-05-21 | 1998-11-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-11-19 | 2002-05-21 | 2002-11-20 | $7700.00 | Window Closed / Lapsed |