Patent US4965524A successfully refreshed from Google Patents.
US4965524A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Glitch free clock select
Assignee: National Semiconductor Corp
•
Filing: 1989-08-11
•
Granted: 1990-10-23
•
Expires: 2009-08-11
Abstract
Abstract Clock select circuitry is provided which allows CPU operation at the crystal frequency or one-half the crystal frequency. Frequency selection is accomplished under CPU control and circuitry is added to insure that the a glitch free clock change can be performed on the fly. The glitch free clock select insures that no half T state is less than what a full speed half T state would be. By gating the appropriate phases of the half speed clock and the full speed clock to control the clocking of a flip flop, the point at which the clock selection multiplexer is switched can be controlled. In speeding up the clock, the speed change occurs on the falling edge of the full speed clock provided that the half speed clock is low. When slowing down the clock, the speed change occurs on the rising edge of the half speed clock.
Inventors
- 👤 Paul J. Patchen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 21:24
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/04; G06F1/08
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
146 words
A clock select circuit comprising: (a) a synchronous divider responsive to an input clock signal for generating first and second synchronous internal clock signals having first and second frequencies, respectively; (b) a two-to-one multiplexor which receives the first and second internal clock signals as inputs and which selects between the first and second internal clock signals to provide the first internal clock signal as a system clock output signal in response to a first select input and to provide the second internal clock signal as the system output clock signal in response to a second select input; (c) selection means responsive to the first and second internal clock signals for generating the first and second select inputs such that the multiplexor switches between the first and second internal clock signals on a logic transition that is common to both the first and second internal clock signals.
Claim 2
Dependent Claim
146 words
A clock select circuit comprising: (a) a synchronous divider responsive to an input clock signal for generating first and second synchronous internal clock signals having first and second frequencies, respectively; (b) a two-to-one multiplexor which receives the first and second internal clock signals as inputs and which selects between the first and second internal clock signals to provide the first internal clock signal as a system clock output signal in response to a first select input and to provide the second internal clock signal as the system output clock signal in response to a second select input; (c) selection means responsive to the first and second internal clock signals for generating the first and second select inputs such that the multiplexor switches between the first and second internal clock signals on a logic transition that is common to both the first and second internal clock signals.
Claim 3
Dependent Claim
40 words
Clock select circuitry as in claim 1 and further including means responsive to the first and second internal clock signals for initiating switching of the multiplexor between the first and second internal clock signals asynchronously to the input clock signal.
Claim 4
Dependent Claim
107 words
A clock circuit comprising: (a) a synchronous divider responsive to an input clock signal for generating first and second clock signals having first and second frequencies, respectively, the first and second clock signals being synchronous with the input clock signal; (b) a multiplexor that receives the first and second clock signals as inputs and switches a multiplexor output signal between the first and second clock signals in response to first and second speed select signals, respectively; and (c) steering circuitry for controlling the multiplexor such that switching between the first and second clock signals is implemented at a common transition of the first and second clock signals.
Claim 5
Dependent Claim
107 words
A clock circuit comprising: (a) a synchronous divider responsive to an input clock signal for generating first and second clock signals having first and second frequencies, respectively, the first and second clock signals being synchronous with the input clock signal; (b) a multiplexor that receives the first and second clock signals as inputs and switches a multiplexor output signal between the first and second clock signals in response to first and second speed select signals, respectively; and (c) steering circuitry for controlling the multiplexor such that switching between the first and second clock signals is implemented at a common transition of the first and second clock signals.
Claim 6
Independent Claim
96 words
A method of selecting a system clock signal from among a plurality of clock signals, the method comprising: (a) generating a plurality of synchronous clock signals of differing frequencies in response to an input clock signal; (b) selecting one of the plurality of synchronous clock signals as the system clock signal; and (c) changing the system clock signal from the selected synchronous clock signal to an alternate synchronous clock signal selected from among the plurality of synchronous clock signals on a common logic transition of the selected synchronous clock signal and the alternate synchronous clock signal.
Claim 7
Independent Claim
96 words
A method of selecting a system clock signal from among a plurality of clock signals, the method comprising: (a) generating a plurality of synchronous clock signals of differing frequencies in response to an input clock signal; (b) selecting one of the plurality of synchronous clock signals as the system clock signal; and (c) changing the system clock signal from the selected synchronous clock signal to an alternate synchronous clock signal selected from among the plurality of synchronous clock signals on a common logic transition of the selected synchronous clock signal and the alternate synchronous clock signal.
Claim 8
Dependent Claim
29 words
A method as in claim 4 wherein the change from the selected asynchronous clock signal to the alternate synchronous clock signal is initiated asynchronously to the input clock signal.
Claim 9
Dependent Claim
72 words
A method ad in claim 4 wherein each of the plurality of synchronous clock signals comprises a series of periodic transitions between a high state and a low state and wherein the change from the selected synchronous clock signal to the alternate synchronous clock signal occurs at a transition from the low state to the high state that is common to the selected synchronous clock signal and the alternate synchronous clock signal.
Claim 10
Independent Claim
89 words
A method of selecting a system clock signal, the method comprising: (a) in response to an input clock signal, generating first and second synchronous clock signals having first and second frequencies, respectively; (b) switching between the first and second synchronous clock signals to provide the system clock signal in response to first and second speed select signals, respectively; and (c) controlling the switching between the first and second synchronous clock signals such that the switching is implemented at a common transition of the first and second synchronous clock signals.
Claim 11
Independent Claim
89 words
A method of selecting a system clock signal, the method comprising: (a) in response to an input clock signal, generating first and second synchronous clock signals having first and second frequencies, respectively; (b) switching between the first and second synchronous clock signals to provide the system clock signal in response to first and second speed select signals, respectively; and (c) controlling the switching between the first and second synchronous clock signals such that the switching is implemented at a common transition of the first and second synchronous clock signals.
Claim 12
Dependent Claim
17 words
A method as in claim 7 wherein the switching is implemented asynchronously to the input clock signal.
Claim 13
Dependent Claim
117 words
Clock select circuitry comprising: (a) a synchronous divider responsive to an input clock signal for generating a plurality of synchronous internal clock signals having different frequencies; (b) a multiplexor that receives the plurality of synchronous internal clock signals as inputs and selectively provides one of the internal clock signals as an output clock signal; and (c) selection means for switching the multiplexor means from providing a first internal clock signal as the output clock signal to providing a second internal clock signal as the output clock signal such that the switching from the first internal clock signal to the second internal clock signal occurs on a logic transition common to the first and second internal clock signals.
Claim 14
Dependent Claim
117 words
Clock select circuitry comprising: (a) a synchronous divider responsive to an input clock signal for generating a plurality of synchronous internal clock signals having different frequencies; (b) a multiplexor that receives the plurality of synchronous internal clock signals as inputs and selectively provides one of the internal clock signals as an output clock signal; and (c) selection means for switching the multiplexor means from providing a first internal clock signal as the output clock signal to providing a second internal clock signal as the output clock signal such that the switching from the first internal clock signal to the second internal clock signal occurs on a logic transition common to the first and second internal clock signals.
Claim 15
Dependent Claim
161 words
Clock select circuitry comprising: (a) a synchronous divider responsive to an input clock signal for generating a plurality of synchronous internal clock signals having different frequencies; (b) a multiplexor that receives the plurality of synchronous internal clock signals as inputs and selects one of the synchronous internal clock signals as an output clock signal; and (c) selection means for switching the multiplexor such that the synchronous internal clock signal selected by the multiplexor changes from a first internal clock signal to a second internal clock signal and wherein each of the plurality of synchronous internal clock signals comprises a series of periodic logic transitions between a high logic state and a low logic state and wherein the change from the first internal clock signal to the second internal clock signal occurs at a logic transition from the low logic state to the high logic state that is common to both the first internal clock signal and the second internal clock signal.
Claim 16
Dependent Claim
161 words
Clock select circuitry comprising: (a) a synchronous divider responsive to an input clock signal for generating a plurality of synchronous internal clock signals having different frequencies; (b) a multiplexor that receives the plurality of synchronous internal clock signals as inputs and selects one of the synchronous internal clock signals as an output clock signal; and (c) selection means for switching the multiplexor such that the synchronous internal clock signal selected by the multiplexor changes from a first internal clock signal to a second internal clock signal and wherein each of the plurality of synchronous internal clock signals comprises a series of periodic logic transitions between a high logic state and a low logic state and wherein the change from the first internal clock signal to the second internal clock signal occurs at a logic transition from the low logic state to the high logic state that is common to both the first internal clock signal and the second internal clock signal.
References Cited (Backward Citations)
US4291241A
Cited
US4229699A
Cited
US4342927A
Cited
US4379241A
Cited
US4419629A
Cited
US4398155A
Cited
US4535295A
Cited
US4423383A
Cited
US4719365A
Cited
US4560939A
Cited
US4672647A
Cited
US4629909A
Cited
JPS61101117A
Cited
US4651103A
Cited
US4672299A
Cited
US4757264A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-10-22 | 1994-04-23 | 1994-10-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-10-22 | 1998-04-23 | 1998-10-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-10-22 | 2002-04-23 | 2002-10-23 | $7700.00 | Window Closed / Lapsed |