US4959646A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Dynamic PLA timing circuit
Assignee: Dallas Semiconductor Corp
•
Filing: 1988-06-17
•
Granted: 1990-09-25
•
Expires: 2008-06-17
Abstract
Abstract A dynamic PLA timing circuit in a PLA ROM includes a first PLA line and the address section only of another PLA line. The address section of the first PLA line is connected to the true address lines and the address section of the other PLA line is connected to the complementary address lines. Shorting bars connecting the two PLA lines are formed around each pair of true and complementary address lines such that a conductive path is formed through the address sections for any address into the ROM. The data section is connected to the gates of every data transistor. However, the drains of all but one of the data transistors are not connected to their associated data line. The data line that is connected to the associated data transistor forms the output terminal of the timing circuit.
Inventors
- 👤 William J. Podkowa
- 👤 Clark R. Williams
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 15:47
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17704; H03K19/17708; H03K19/17716; H03K19/1772
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
199 words
A timing circuit for use with a dynamic PLA, said PLA having a plurality of pairs of true and complementary address lines and a plurality of data lines, said timing circuit comprising: a first PLA line, including an address portion and a data portion having connections to one of said true and complementary address lines of each of said plurality of pairs of true and complementary address lines and also having connections to the gates of a plurality of transistors, each of said plurality of transistors being associated with one of said plurality of data lines, wherein all except one of said plurality of transistors is not connected to pull its corresponding data line to ground potential for any logic level gate voltage applied to said all except one of said second plurality of transitors; a second address portion of a second PLA line having connections to the other of said true and complementary address lines of each of said plurality of pairs of true and complementary address lines; and conductive means for shorting between said first PLA line and said second address portion on both sides of each pair of said pairs of true and complementary address lines.
Claim 2
Dependent Claim
199 words
A timing circuit for use with a dynamic PLA, said PLA having a plurality of pairs of true and complementary address lines and a plurality of data lines, said timing circuit comprising: a first PLA line, including an address portion and a data portion having connections to one of said true and complementary address lines of each of said plurality of pairs of true and complementary address lines and also having connections to the gates of a plurality of transistors, each of said plurality of transistors being associated with one of said plurality of data lines, wherein all except one of said plurality of transistors is not connected to pull its corresponding data line to ground potential for any logic level gate voltage applied to said all except one of said second plurality of transitors; a second address portion of a second PLA line having connections to the other of said true and complementary address lines of each of said plurality of pairs of true and complementary address lines; and conductive means for shorting between said first PLA line and said second address portion on both sides of each pair of said pairs of true and complementary address lines.
Claim 3
Dependent Claim
126 words
Timing apparatus for use in a memory device comprising: a first dynamic PLA line having a series combination of a precharge transistor, a first address portion, and a data portion, said data portion being connected to the gate of at least one data line transistor, said data line forming the output of said timing apparatus; at least one additional address portion of at least one additional dynamic PLA line; and conduction means for shorting between said first address portion of said PLA line and said at least one additional address portion such that said PLA line in combination with said at least one additional address portion forms a conductive path from said precharge transistor to said data portion for any address provided to said memory device.
Claim 4
Dependent Claim
126 words
Timing apparatus for use in a memory device comprising: a first dynamic PLA line having a series combination of a precharge transistor, a first address portion, and a data portion, said data portion being connected to the gate of at least one data line transistor, said data line forming the output of said timing apparatus; at least one additional address portion of at least one additional dynamic PLA line; and conduction means for shorting between said first address portion of said PLA line and said at least one additional address portion such that said PLA line in combination with said at least one additional address portion forms a conductive path from said precharge transistor to said data portion for any address provided to said memory device.
Claim 5
Dependent Claim
61 words
The timing apparatus of claim 2, wherein said data section of said first PLA line forms connections to the control terminals of a second plurality of additional data transistors, said additional data transistors not being connected to change the logic state on its associated data lines for any logic 1 level or logic 0 level voltage applied to said control terminals.
Claim 6
Dependent Claim
41 words
The timing apparatus of claim 2 including both a first and a second timing apparatus according to claim 2 wherein said precharge transistor of said second timing apparatus has its gate coupled to the output terminal of said first timing apparatus.
References Cited (Backward Citations)
US4233667A
Cited
US4611133A
Cited
US4636661A
Cited
US4740721A
Cited
US4794570A
Cited
US4697105A
Cited
US4769562A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-09-24 | 1994-03-26 | 1994-09-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-09-24 | 1998-03-26 | 1998-09-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-09-24 | 2002-03-26 | 2002-09-25 | $7700.00 | Window Closed / Lapsed |