US4958158A — Modem with noise-reducing decoder in demodulation…

Claim 1

Independent Claim 149 words

A modem comprising: delta modulation encoder means for receiving an analog input signal and providing an encoded binary pulse signal output; and delta modulation decoder means operably connected to said encoder means, said decoder means including: one-clock delay means for receiving the encoded binary pulse signal as an input and delaying said binary pulse signal input one-clock pulse to provide a delayed binary pulse signal as an output therefrom, logic means having respective inputs connected to the input and to the output of said one-clock delay means for comparing the binary pulse signal input to the delayed binary pulse signal and producing a control signal as an output in response thereto, and integrator means having an output connected to the output of said logic means and controlled thereby for providing a demodulated output signal from the decoder means in dependence upon a control signal provided by said logic means.

Claim 2

Dependent Claim 149 words

A modem comprising: delta modulation encoder means for receiving an analog input signal and providing an encoded binary pulse signal output; and delta modulation decoder means operably connected to said encoder means, said decoder means including: one-clock delay means for receiving the encoded binary pulse signal as an input and delaying said binary pulse signal input one-clock pulse to provide a delayed binary pulse signal as an output therefrom, logic means having respective inputs connected to the input and to the output of said one-clock delay means for comparing the binary pulse signal input to the delayed binary pulse signal and producing a control signal as an output in response thereto, and integrator means having an output connected to the output of said logic means and controlled thereby for providing a demodulated output signal from the decoder means in dependence upon a control signal provided by said logic means.

Claim 3

Dependent Claim 123 words

A modem as set forth in claim 1, wherein said logic means comprises an exclusive NOR logic gate having first and second inputs for respectively receiving the binary pulse signal input and the delayed binary pulse signal from the input and the output of said one-clock delay means and producing an enabling control signal as an output to enable the output of said integrator means for transmitting a demodulated output signal at a time instant of decoding which is the same as the preceding demodulated output signal when the preceding demodulated output signal is equal to the succeeding demodulated output signal for providing a substantially noise-free demodulated output signal when the analog input signal to said encoding means is a constant amplitude signal.

Claim 4

Dependent Claim 58 words

A modem as set forth in claim 2, wherein the data y(t) of the demodulated output signal at said time instant of decoding is the same as the data y(t-1) of the preceding demodulated output signal when the data y(t-1) of the preceding demodulated output signal is equal to the data y(t+1) of the succeeding demodulated output signal.

Claim 5

Dependent Claim 37 words

A modem as set forth in claim 3, wherein said one-clock delay means comprises a flip-flop circuit for delaying the transmission of the binary pulse signal input therethrough one-clock cycle to a delayed binary pulse signal output.

Claim 6

Dependent Claim 168 words

A modem as set forth in claim 3, wherein said integrator means comprises an adder circuit having a first input for receiving the delayed binary pulse signal output from said one-clock delay means; a first register operably connected to the output of said adder circuit via a feed-back line and providing an output as a second input to said adder circuit; a second register connected to the output of said adder circuit and to the output of said exclusive NOR logic gate for holding the output of said adder circuit in dependence upon a control signal at one logic state from said exclusive NOR logic gate and transmitting the output of said adder circuit in dependence upon a control signal at the other logic state from said exclusive NOR logic gate; and digital-analog converter means connected to the output of said second register for transforming the demodulated digital data output therefrom into a demodulated analog signal output reprdocing the analog input signal as received by said encoder means.

Claim 7

Dependent Claim 42 words

A modem as set forth in claim 5, further including bandpass filter means connected to the output of said digital-analog converter means for removing noise from the demodulated analog signal output to provide a substantially noise-free demodulated analog signal as an output.

Claim 8

Dependent Claim 174 words

A modem as set forth in claim 5, wherein said adder circuit comprises: first and second stages respectively including an exclusive OR logic gate and an AND logic gate connected in parallel and having respective first and second inputs; the first and second inputs of said exclusive OR logic gate and said AND logic gate of said first stage respectively receiving the output of said one-clock delay means and the output of said first register; said exclusive OR logic gate and said AND logic gate of said second stage respectively receiving the output of said exclusive OR logic gate of said first stage at a first input thereof and a carry-in signal at the second input thereof; and an OR logic gate having first and second inputs respectively receiving the outputs of said AND logic gates of said first and second stages and providing a carry-out signal as an output therefrom; said exclusive OR logic gate of said second stage providing at its output a predicted value of the sum from said adder circuit.

Claim 9

Dependent Claim 126 words

A decoder for providing a demodulated output signal by employing a delta modulation technique, said decoder comprising: one-clock delay means for receiving and encoded binary pulse signal as an input and delaying said binary pulse signal input one-clock pulse to provide a delayed binary pulse signal as an output therefrom; logic means having respective inputs connected to the input and to the output of said one-clock delay means for comparing the binary pulse signal input to the delayed binary pulse signal and producing a control signal as an output in response thereto; and integrator means having an output connected to the output of said logic means and controlled thereby for providing a demodulated output signal in dependence upon a control signal provided by said logic means.

Claim 10

Dependent Claim 126 words

A decoder for providing a demodulated output signal by employing a delta modulation technique, said decoder comprising: one-clock delay means for receiving and encoded binary pulse signal as an input and delaying said binary pulse signal input one-clock pulse to provide a delayed binary pulse signal as an output therefrom; logic means having respective inputs connected to the input and to the output of said one-clock delay means for comparing the binary pulse signal input to the delayed binary pulse signal and producing a control signal as an output in response thereto; and integrator means having an output connected to the output of said logic means and controlled thereby for providing a demodulated output signal in dependence upon a control signal provided by said logic means.

Claim 11

Dependent Claim 128 words

A decoder as set forth in claim 8, wherein said logic means comprises an exclusive NOR logic gate having first and second inputs for respectively receiving the binary pulse signal input and the delayed binary pulse signal from the input and the output of said one-clock delay means and producing an enabling control signal as an output to enable the output of said integrator means for transmitting a demodulated output signal at a time instant of decoding which is the same as the preceding demodulated output signal when the preceding demodulated output signal is equal to the succeeding demodulated output signal for providing a substantially noise-free demodulated output signal when the binary pulse signal input received by said one-clock delay means represents an analog signal of constant amplitude.

Claim 12

Dependent Claim 58 words

A decoder as set forth in claim 9, wherein the data y(t) of the demodulated output signal at said time instant of decoding is the same as the data y(t-1) of the preceding demodulated output signal when the data y(t-1) of the preceding demodulated output signal is equal to the data y(t+1) of the succeeding demodulated output signal.

Claim 13

Dependent Claim 36 words

A decoder as set forth in claim 10, wherein said one-clock delay means comprises a flip-flop circuit for delaying the transmission of the binary pulse signal input therethrough one-clock to a delayed binary pulse signal output.

Claim 14

Dependent Claim 157 words

A decoder as set forth in claim 10, wherein said integrator means comprises an adder circuit having a first input for receiving the delayed binary pulse signal output from said one-clock delay means; a first register operably connected to the output of said adder circuit via a feed-back line and providing an output as a second input to said adder circuit; a second register connected to the output of said adder circuit and to the output of said exclusive NOR logic gate for holding the output of said adder circuit in dependence upon a control signal at one logic state from said exclusive NOR logic gate and transmitting the output of said adder circuit in dependence upon a control signal at the other logic state from said exclusive NOR logic gate; and digital-analog converter means connected to the output of said second register for transforming the demodulated digital data output therefrom into a demodulated analog signal output.

Claim 15

Dependent Claim 42 words

A decoder as set forth in claim 12, further including bandpass filter means connected to the output of said digital-analog converter means for removing noise from the demodulated analog signal output to provide a substantially noise-free demodulated analog signal as an output.

Claim 16

Dependent Claim 174 words

A decoder as set forth in claim 12, wherein said adder circuit comprises: first and second stages respectively including an exclusive OR logic gate and an AND logic gate connected in parallel and having respective first and second inputs; the first and second inputs of said exclusive OR logic gate and said AND logic gate of said first stage respectively receiving the output of said one-clock delay means and the output of said first register; said exclusive OR logic gate and said AND logic gate of said second stage respectively receiving the output of said exclusive OR logic gate of said first stage at a first input thereof and a carry-in signal at the second input thereof; and an OR logic gate having first and second inputs respectively receiving the outputs of said AND logic gates of said first and second stages and providing a carry-out signal as an output therefrom; said exclusive OR logic gate of said second stage providing at its output a predicted value of the sum from said adder circuit.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1993-09-17	1994-03-19	1994-09-18	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1997-09-17	1998-03-19	1998-09-18	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	2001-09-17	2002-03-19	2002-09-18	$7700.00	Window Closed / Lapsed

Modem with noise-reducing decoder in demodulation of encoded binary pulse signals representative of constant amplitude signals

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag