US4947375A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Addressing of redundant columns and rows of an integrated circuit memory
Assignee: Thomson Semiconducteurs SA
•
Filing: 1988-03-02
•
Granted: 1990-08-07
•
Expires: 2008-03-02
Abstract
Abstract A method for the addressing of redundant elements of an integrated circuit memory is disclosed. This memory comprises an array of row memory elements and column memory elements, respectively addressable by row addresses and column addresses, at least one battery of fuses to store the address of a faulty element of the memory. The method consists: for one battery, in associating said battery with a row/column address pair; in memorizing, through the blowing of certain fuses in the battery after the testing of a memory element, the address either of a column element if the faulty element is a column element or that of a row element if the faulty element is a row element; and in enabling only the row addresses when the stored address is that of a row element or only the column addresses when the stored address is that of a column element, to address either a row redundant element or a column redundant element.
Inventors
- 👤 Jean Marie Gaultier
- 👤 Jean Devin
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 20:52
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/70; G11C29/78; G11C29/785; G11C29/80; G11C29/808
Claims Analysis
Total Claims: 2
Claim 1
Independent Claim
378 words
An integrated circuit memory comprising an array of memory cells arranged in lines and columns, each line of memory cells addressable by means of a line address and each column of memory cells addressable by means of column address, said memory further comprising at least one redundant group of cells comprising a redundant line of cells and a redundant column of cells, with means for connecting said redundant line in replacement of a line of the array if said line of the array comprises at least a defective cell, and means for connecting said redundant column in replacement of a column of the array if said column of the array comprises at least one defective cell, said memory further comprising for each group of a redundant line and column and storing means capable of storing either an address of a defective line or an address of a defective column but not both, said memory further comprising enabling means for either enabling memorization in said storing means of the address of a given line and enabling selection of a first connecting path allowing replacement of said given line by said redundant line, or enabling memorization in said storing means of the address of a given column and enabling selection of a second connecting path allowing replacement of said given column by said redundant column wherein said enabling means comprise a fusable link, the state of the fuse defining which memorization and selection in enabled, wherein a memory cell is addressable by means of N bits of address of line and P bits of address of column, and said storing means comprises a group of fusable links, the number of fusable links of said storing means being equal to whichever is the greater of N and P, wherein said enabling means comprises a further fusable link, the state of said fusable link defining which memorization and selection is enabled and wherein said enabling means comprises one respective logical gating circuit associated with each fusable link of the storing means, said logical gating circuit being connected to one bit of address of line and one bit of address of column, for directing towards the respective fusable link either one of said bits depending on the state of said further fusable link.
Claim 2
Dependent Claim
378 words
An integrated circuit memory comprising an array of memory cells arranged in lines and columns, each line of memory cells addressable by means of a line address and each column of memory cells addressable by means of column address, said memory further comprising at least one redundant group of cells comprising a redundant line of cells and a redundant column of cells, with means for connecting said redundant line in replacement of a line of the array if said line of the array comprises at least a defective cell, and means for connecting said redundant column in replacement of a column of the array if said column of the array comprises at least one defective cell, said memory further comprising for each group of a redundant line and column and storing means capable of storing either an address of a defective line or an address of a defective column but not both, said memory further comprising enabling means for either enabling memorization in said storing means of the address of a given line and enabling selection of a first connecting path allowing replacement of said given line by said redundant line, or enabling memorization in said storing means of the address of a given column and enabling selection of a second connecting path allowing replacement of said given column by said redundant column wherein said enabling means comprise a fusable link, the state of the fuse defining which memorization and selection in enabled, wherein a memory cell is addressable by means of N bits of address of line and P bits of address of column, and said storing means comprises a group of fusable links, the number of fusable links of said storing means being equal to whichever is the greater of N and P, wherein said enabling means comprises a further fusable link, the state of said fusable link defining which memorization and selection is enabled and wherein said enabling means comprises one respective logical gating circuit associated with each fusable link of the storing means, said logical gating circuit being connected to one bit of address of line and one bit of address of column, for directing towards the respective fusable link either one of said bits depending on the state of said further fusable link.
References Cited (Backward Citations)
US3753244A
Cited
US4047163A
Cited
WO1980001732A1
Cited
US4473895A
Cited
US4266285A
Cited
US4346459A
Cited
US4654830A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-08-06 | 1994-02-05 | 1994-08-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-08-06 | 1998-02-05 | 1998-08-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-08-06 | 2002-02-05 | 2002-08-07 | $7700.00 | Window Closed / Lapsed |