← Back to Patent Explorer
US4947192A Expired / Lapsed US ⏱️ 0.0 years remaining

Monolithic silicon integrated circuit chip for a thermal ink jet printer

Assignee: Samsung Electronics Co Ltd
•
Filing: 1989-04-07
•
Granted: 1990-08-07
•
Expires: 2009-04-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A thermal jet ink printing system is provided with an inproved printhead. The printhead is formed by monolithic integration of MOS transistors switches onto the same silicon substrate containing the resistive elements. In a preferred embodiment, the transistor switches and resistive elements are formed from a single layer of polysilicon with the resistive element formed on a thermally grown field oxide layer having a thickness ranging from about one to four microns. The integrated circuit chips are formed by MOS technology, are thermally stable and can be operated at higher voltages.

Inventors

  • 👤 William G. Hawkins
  • 👤 Cathie J. Burke

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 12:09
CPC Classifications
B; B41; B41J; B41J2/00; B41J2/005; B41J2/01; B41J2/135; B41J2/16; B41J2/1601; B41J2/1604; B41J2/1621; B41J2/1626; B41J2/1631; H; H10; H10D; H10D30/00; H10D30/60; H10D30/601; H10D30/603; H10D88/00; H10D89/00; H10D89/10; H10D89/105; B41J2202/00; B41J2202/01; B41J2202/13; H10D64/00; H10D64/111; H10D64/20; H10D64/27; H10D64/311; H10D64/411; H10D64/511; H10D64/514; H10D64/516

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 215 words
A thermal ink jet printing module comprising an ink channel structure with a plurality of nozzles at one end and an ink supply at the other end, said structure fixedly adjoined to an integrated circuit which contains driver logic and resistive ink heating elements formed on the surface of a common silicon wafer, said circuit comprising, a p-type silicon substrate with a patterned field oxide layer grown on said substrate, followed by gate oxide growth to form a gate oxide layer, at least one transistor switch having a source and drain region formed on said substrate surface said drain region comprising a lightly doped n-type drift region and an n + ion implanted region laterally displaced from the drift region, said transistor switch having an n - type polysilicon gate formed upon said gate oxide layer and in close physical proximity to said source and drain regions, and conductive vias contacting said source and drain regions at said n + ion implanted region, said vias providing electrical connection between said transistor switch and said resistive elements whereby said n + ion implanted region in at least the drain region creates a carrier depletion region upon application of input signals to the vias resulting in a reduction in the electric field at the gate-drain p-n junction.
Claim 2
Dependent Claim 215 words
A thermal ink jet printing module comprising an ink channel structure with a plurality of nozzles at one end and an ink supply at the other end, said structure fixedly adjoined to an integrated circuit which contains driver logic and resistive ink heating elements formed on the surface of a common silicon wafer, said circuit comprising, a p-type silicon substrate with a patterned field oxide layer grown on said substrate, followed by gate oxide growth to form a gate oxide layer, at least one transistor switch having a source and drain region formed on said substrate surface said drain region comprising a lightly doped n-type drift region and an n + ion implanted region laterally displaced from the drift region, said transistor switch having an n - type polysilicon gate formed upon said gate oxide layer and in close physical proximity to said source and drain regions, and conductive vias contacting said source and drain regions at said n + ion implanted region, said vias providing electrical connection between said transistor switch and said resistive elements whereby said n + ion implanted region in at least the drain region creates a carrier depletion region upon application of input signals to the vias resulting in a reduction in the electric field at the gate-drain p-n junction.
Claim 3
Dependent Claim 20 words
The module of claim 1, wherein the gate layer and resistive elements are formed by a single polysilicon layer deposition.
Claim 4
Dependent Claim 31 words
The module of claim 1 wherein a first layer of polysilicon is deposited to form the gate layer and a second layer of polysilicon is deposited to form the resistive elements.
Claim 5
Dependent Claim 32 words
The module of claim 3, wherein the first polysilicon layer forms a field plate for a carrier depletion layer created beneath the gate layer upon application of input signals to the vias.

References Cited (Backward Citations)

US4110776A Cited
US4251824A Cited
US4308549A Cited
US4463359A Cited
US4399451A Cited
US4410899A Cited
US4429321A Cited
US4412224A Cited
US4595821A Cited
US4532530A Cited
US4601777A Cited
US4719477A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-08-06 1994-02-05 1994-08-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-08-06 1998-02-05 1998-08-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-08-06 2002-02-05 2002-08-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag