← Back to Patent Explorer
US4943934A Expired / Lapsed US ⏱️ 0.0 years remaining

Picture operation unit for performing operations on intensity data of neighboring picture elements

Assignee: Hamamatsu Photonics KK
•
Filing: 1987-12-03
•
Granted: 1990-07-24
•
Expires: 2007-12-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A neighboring picture operation unit for carrying out data operations on a plurality of picture elements having multilevel intensity information having a neighboring picture element register for storing the data corresponding to the intensity information for each picture element, a bit selector for selecting all the bits corresponding to a specific bit position of the intensity information for each of the picture elements, and a bit operator for performing the operations on the data corresponding to a bit position in accordance with the results of operations performed on data corresponding to other bit positions. The bit operator has a programmable logic array (PLA) for performing AND operations on groups of data corresponding to a specific bit position and patterns of bits generated by a ROM in response to previous comparisons of picture data corresponding to a specific bit position. The operations performed may for example include the determination of the highest intensity picture element from a two dimensional grouping of picture elements.

Inventors

  • 👤 Makoto Hosoda
  • 👤 Toshio Shiomi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 23:44
CPC Classifications
G; G06; G06T; G06T5/00; G06T5/20

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 262 words
A neighboring picture operation unit for carrying out data operations on data for a plurality of picture elements stored in a picture memory, comprising: a register means for storing a predetermined amount of data corresponding to intensity information of the picture elements stored in the picture memory; a bit selector for reading out data from said register means for each of the plurality of picture elements according to a selected bit position of the data in the picture memory; and a bit operator for performing the data operations on the data corresponding to the selected bit position including a programmable logic array for performing binomial operations in parallel on said data corresponding to the selected bit position, said programmable logic array having an output, a first input and a second input, said first input connected to the output of said bit selector, a pattern generating read only memory for generating a sequence of bits and for applying the bits generated to said second input of the programmable logic array, a look-up table for detecting a condition at the output of said programmable logic array and generating a value corresponding to the detected condition, and an arithmetic and logic unit for comparing said value generated by said look-up table to a value corresponding to the result of the operation performed on the plurality of picture elements stored in said register means, said bit operator performing said operations on said data corresponding to said selected bit position in accordance with data corresponding to other bit positions of the stored data in said register means.
Claim 2
Dependent Claim 262 words
A neighboring picture operation unit for carrying out data operations on data for a plurality of picture elements stored in a picture memory, comprising: a register means for storing a predetermined amount of data corresponding to intensity information of the picture elements stored in the picture memory; a bit selector for reading out data from said register means for each of the plurality of picture elements according to a selected bit position of the data in the picture memory; and a bit operator for performing the data operations on the data corresponding to the selected bit position including a programmable logic array for performing binomial operations in parallel on said data corresponding to the selected bit position, said programmable logic array having an output, a first input and a second input, said first input connected to the output of said bit selector, a pattern generating read only memory for generating a sequence of bits and for applying the bits generated to said second input of the programmable logic array, a look-up table for detecting a condition at the output of said programmable logic array and generating a value corresponding to the detected condition, and an arithmetic and logic unit for comparing said value generated by said look-up table to a value corresponding to the result of the operation performed on the plurality of picture elements stored in said register means, said bit operator performing said operations on said data corresponding to said selected bit position in accordance with data corresponding to other bit positions of the stored data in said register means.

References Cited (Backward Citations)

GB1365838A Cited
GB2061660A Cited
EP0068678A2 Cited
US4513440A Cited
US4667295A Cited
US4680720A Cited
US4630307A Cited
GB2180125A Cited
US4703513A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-07-23 1994-01-22 1994-07-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-07-23 1998-01-22 1998-07-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-07-23 2002-01-22 2002-07-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag