US4513440A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Hardware median filter
Assignee: Harris Corp
•
Filing: 1982-06-29
•
Granted: 1985-04-23
•
Expires: 2002-06-29
Abstract
Abstract A hardware median filter, particularly useful for processing high resolutions imagery data is coupled to a set of line buffers to which pixel data for an image of interest is applied, to define a segment or window within the overall image. This multibit data is then propagated through a set of n-pipelined filter processing sections (where n is the number of bits/pixel). Each section examines a particular bit position of the windowed pixels, the first section examining the most significant bit, while the final section examines the least significant bit. Each section contains a set of input registers which store M pixel-data values that have been coupled to it from the previous section. Each respective section contains a majority decision circuit that looks at a particular bit position and decides which bit (zero or one) represents the majority. As a result of this decision, the data bits of the stored pixel-data are either transferred, as is, to the next downstream section, or they are converted to all ones or all zeroes, and that converted data value is passed on to the next section, while the bit value that was determined to be the majority value for that particular bit position is designated as the corresponding bit of the median value. These determined bits for the median are extracted from each successive section in order to derive an output word representative of the median value of all the pixels in the window.
Inventors
- 👤 Dennis J. Delman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 14:48
CPC Classifications
G; G06; G06T; G06T5/00; G06T5/20; H; H03; H03H; H03H17/00; H03H17/02; H03H17/0248; H03H17/0261; H03H17/0263; G06T2207/00; G06T2207/20; G06T2207/20024; G06T2207/20032
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
237 words
A signal processing apparatus for processing a plurality of multi component information signals to produce therefrom a multi component output signal representative of the median value of said plurality of multi component information signals comprising: a multiplicity N of signal component processing sections each of which comprises: a plurality of storage register means each of which stores the multiple components of a respective information signal; and a majority decision circuit, coupled to receive a prescribed one of the componets of each information signal stored in said plurality of storage register means and producing an output signal component representative of the majority of the prescribed ones of the components of each information signal coupled thereto from said storage register means; and wherein each of the first through (N-1) th processing sections further includes a plurality of control buffer means each of which is coupled to receive the components of a respective information signal stored in a respective one of said plurality of storage register means, and is controlled by the output of the majority decision circuit of that signal processing section to selectively modify the components of the information signal received thereby and couples the selectively modified components to a respective storage register means of the next succeeding stage; and output register means for storing the output signal components produced by the majority decision circuits of said multiplicity N of processing sections as said multi component output signal.
Claim 2
Dependent Claim
237 words
A signal processing apparatus for processing a plurality of multi component information signals to produce therefrom a multi component output signal representative of the median value of said plurality of multi component information signals comprising: a multiplicity N of signal component processing sections each of which comprises: a plurality of storage register means each of which stores the multiple components of a respective information signal; and a majority decision circuit, coupled to receive a prescribed one of the componets of each information signal stored in said plurality of storage register means and producing an output signal component representative of the majority of the prescribed ones of the components of each information signal coupled thereto from said storage register means; and wherein each of the first through (N-1) th processing sections further includes a plurality of control buffer means each of which is coupled to receive the components of a respective information signal stored in a respective one of said plurality of storage register means, and is controlled by the output of the majority decision circuit of that signal processing section to selectively modify the components of the information signal received thereby and couples the selectively modified components to a respective storage register means of the next succeeding stage; and output register means for storing the output signal components produced by the majority decision circuits of said multiplicity N of processing sections as said multi component output signal.
Claim 3
Dependent Claim
77 words
A signal processing apparatus according to claim 1, wherein each of said control buffer means includes means for causing each of the components of the signal received thereby to have a prescribed signal value in response to the value of the prescribed one of the components of the information signal stored in its associated storage register means differing from the value of the output signal component produced by the majority decision circuit of that signal processing section.
Claim 4
Dependent Claim
34 words
A signal processing apparatus according to claim 1, wherein each of said information signals corresponds to an n-bit digital word and the components of each information signal correspond to the respective bit positions thereof.
Claim 5
Dependent Claim
45 words
A signal processing apparatus according to claim 3, wherein the first processing section is associated with the most significant bit position of said n-bit digital word, while the N th processing section is associated with the least significant bit position of said n-bit digital word.
Claim 6
Dependent Claim
83 words
A signal processing apparatus according to claim 3, wherein each of said control buffer means includes means for causing each of the bit positions of the n-bit digital word received thereby to have a binary value opposite to that of the output bit value produced by the majority decision circuit in response to the value of the prescribed bit of the n-bit digital word received from its associated storage register means differing from the output bit value produced by the majority decision circuit.
Claim 7
Dependent Claim
64 words
A signal processing apparatus according to claim 1, wherein said multi component information signals are representative of imagery data and wherein said apparatus further includes a plurality of pipelined storage registers in respective ones of which said imagery data representative information signals are stored, the contents of respective ones of said pipelined storage registers being coupled to respective ones of said storage register means.
Claim 8
Dependent Claim
84 words
A signal processing apparatus according to claim 1, wherein each of said control buffer means includes means for causing each of the components received thereby to be coupled to a respective storage register means of the next succeeding processing section in response to the value of the prescribed one of the components of the information signal stored in its associated register means being the same as the value of the output signal component produced by the majority decision circuit of that signal processing section.
Claim 9
Dependent Claim
91 words
A signal processing apparatus according to claim 3, wherein each of said control buffer means includes means for causing each of the bit positions of the n-bit digital word received thereby to be coupled to a respective storage register means of the next succeeding processing section in response to the binary value of the prescribed bit of the n-bit digital word received from its associated storage register means being the same binary value as that of the output bit value produced by the majority decision circuit of that signal processing section.
References Cited (Backward Citations)
US3336580A
Cited
US4110837A
Cited
US4295206A
Cited
US4410960A
Cited
US4334244A
Cited
US4439840A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-04-22 | 1988-10-22 | 1989-04-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-04-22 | 1992-10-22 | 1993-04-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-04-22 | 1996-10-22 | 1997-04-23 | $7700.00 | Window Closed / Lapsed |