Patent US5590193A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4940906A Expired / Lapsed US ⏱️ 0.0 years remaining

Power switch driver

Assignee: Individual
•
Filing: 1988-08-08
•
Granted: 1990-07-10
•
Expires: 2008-08-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The driver is a controlled four-terminal device having an extremely high switching speed, small input current and large output current capability. The driver can control switching power devices such as MOSFETs, thyristors and triacs, requiring floating drive circuit and large input current pulses. The driver is intended to operate in systems requiring a constant or occasional switching, e.g. switching power supplies and switching power amplifiers. One driver comprises a source providing a current in response to input signal, a resistor obtaining a voltage in response to the current, a capacitor storing a supply voltage, a rectifier coupled between the capacitor and resistor for limiting the voltage thereacross, and a buffer receiving the supply voltage and providing binary output signal in response to the voltage across the resistor.

Inventors

  • 👤 Zdzislaw Gulczynski

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 15:27
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/687; H03K17/6877

Claims Analysis

Total Claims: 21
Claim 1
Independent Claim 82 words
Driver for converting input signal into binary output signal, comprising: a current source means for providing a current in response to the input signal; a resistive means for obtaining a voltage in response to the current; a capacitive means for storing a supply voltage; a rectifying means coupled between the capacitive means and resistive means for limiting the voltage thereof; and a buffer means for receiving the supply voltage and providing the binary output signal in response to the resistive means voltage.
Claim 2
Dependent Claim 82 words
Driver for converting input signal into binary output signal, comprising: a current source means for providing a current in response to the input signal; a resistive means for obtaining a voltage in response to the current; a capacitive means for storing a supply voltage; a rectifying means coupled between the capacitive means and resistive means for limiting the voltage thereof; and a buffer means for receiving the supply voltage and providing the binary output signal in response to the resistive means voltage.
Claim 3
Dependent Claim 16 words
Driver of claim 1 wherein the resistive means includes a means for limiting the voltage thereof.
Claim 4
Dependent Claim 16 words
Driver of claim 1 wherein the capacitive means includes a means for limiting the supply voltage.
Claim 5
Dependent Claim 26 words
Driver of claim 3 wherein the first said current source means includes a second current source means for providing a second current to the capacitive means.
Claim 6
Dependent Claim 28 words
Driver of claim 4 wherein the second current source means includes a means for limiting the second current in response to the means for limiting the supply voltage.
Claim 7
Dependent Claim 48 words
Driver of claim 1 wherein the capacitive means includes: an input capacitive means coupled to the rectifying means for storing a first voltage; a means for converting the first voltage into a second voltage of an opposite polarity; and an output capacitive means for storing the second voltage.
Claim 8
Dependent Claim 12 words
Driver of claim 1 wherein the buffer means includes a Schmitt trigger.
Claim 9
Dependent Claim 21 words
Driver of claim 1 wherein the buffer means includes a monoflop means for providing a pulse of the binary output signal.
Claim 10
Dependent Claim 13 words
Driver of claim 1 wherein the buffer means includes a push-pull output stage.
Claim 11
Dependent Claim 35 words
Driver of claim 9 wherein the buffer means includes a pair of transistors of opposite conductivity types having collectors with the supply voltage applied therebetween, and emitters coupled together for providing the binary output signal.
Claim 12
Dependent Claim 93 words
Driver for converting input signal into binary output signal, comprising: an isolating means having an input and output for receiving the input signal and providing a signal in response thereto respectively, wherein an impedance between the input and output is substantially high; a current source means for providing a current; a capacitive means for receiving the current and storing a supply voltage, and including a means for limiting the supply voltage; and a buffer means for receiving the supply voltage and providing the binary output signal in response to the isolating means signal.
Claim 13
Dependent Claim 93 words
Driver for converting input signal into binary output signal, comprising: an isolating means having an input and output for receiving the input signal and providing a signal in response thereto respectively, wherein an impedance between the input and output is substantially high; a current source means for providing a current; a capacitive means for receiving the current and storing a supply voltage, and including a means for limiting the supply voltage; and a buffer means for receiving the supply voltage and providing the binary output signal in response to the isolating means signal.
Claim 14
Dependent Claim 47 words
Driver of claim 11 wherein the isolating means includes: a second current source means coupled to the input for providing a second current in response to the input signal; and a resistive means coupled to the output for obtaining a voltage in response to the second current.
Claim 15
Dependent Claim 22 words
Driver of claim 12 further including a rectifying means coupled between the capacitive means and resistive means for limiting the voltage thereof.
Claim 16
Dependent Claim 26 words
Driver of claim 11 wherein the current source means includes a means for limiting the current in response to the means for limiting the supply voltage.
Claim 17
Dependent Claim 47 words
Driver of claim 11 wherein the capacitive means includes: an input capacitive means for receiving the current and storing a first voltage; a means for converting the first voltage into a second voltage of an opposite polarity; and an output capacitive means for storing the second voltage.
Claim 18
Dependent Claim 12 words
Driver of claim 11 wherein the buffer means includes a Schmitt trigger.
Claim 19
Dependent Claim 21 words
Driver of claim 11 wherein the buffer means includes a monoflop means for providing a pulse of the binary output signal.
Claim 20
Dependent Claim 13 words
Driver of claim 11 wherein the buffer means includes a push-pull output stage.
Claim 21
Dependent Claim 35 words
Driver of claim 18 wherein the buffer means includes a pair of transistors of opposite conductivity types having collectors with the supply voltage applied therebetween, and emitters coupled together for providing the binary output signal.

References Cited (Backward Citations)

US3968385A Cited
US4268762A Cited
US4360744A Cited
US4555644A Cited
US4540893A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-07-09 1994-01-08 1994-07-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-07-09 1998-01-08 1998-07-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-07-09 2002-01-08 2002-07-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag