← Back to Patent Explorer
US4939102A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of growing III-V semiconductor layers with high effective hole concentration

Assignee: AT&T Inc
•
Filing: 1989-01-17
•
Granted: 1990-07-03
•
Expires: 2009-01-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract 36 We have discovered the III-V semiconductor layers with previously unattainably high effective hole concentrations can be produced by molecular growth processes (e.g. MBE) if an amphoteric dopant such as Be is used and if, during the growth of the highly doped III-V layer, the substrate is maintained at a temperature T g that is substantially lower than customarily used. For instance, a InGaAs layer with effective hole concentration 1.0×10 20 cm -3 was grown at T g =450° C., and a GaAs layer with effective hole concentration of 1.0×10 20 cm -3 was grown at T g of 475° C. The heavily doped III-V layers can be of device grade and can usefully be part of electronic devices such as high speed bipolar transistors.

Inventors

  • 👤 Robert A. Hamm
  • 👤 Roger J. Malik
  • 👤 Morton B. Panish
  • 👤 John F. Walker

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 00:17
CPC Classifications
H; H10; H10P; H10P14/00; H10P14/20; H10P14/29; H10P14/2901; H10P14/2907; H10P14/2909; H10P14/22; H10P14/2911; H10P14/32; H10P14/3202; H10P14/3214; H10P14/3221; H10P14/34; H10P14/3402; H10P14/3414; H10P14/3418; H10P14/3421; H10P14/3438; H10P14/3441; H10P14/3444; Y; Y10; Y10S; Y10S148/00; Y10S148/002; Y10S148/041; Y10S148/056; Y10S148/169; Y10S438/00; Y10S438/914; Y10S438/915

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 283 words
A method of producing a semiconductor device comprising a first single crystal semiconductor region and a single crystal layer of III-V semiconductor material epitaxial with the first semiconductor region and comprising a non-amphoteric dopant species which imparts p-type conductivity to at least a portion of the layer of III-V material; the method comprising (a) providing the first semiconductor region; (b) forming the layer of III-V material by a deposition process comprising contacting the first semiconductor region with a flux of molecules and/or atoms or an atmosphere comprising precursor molecules, the flux comprising at least one column III element, at least one column V element, and the dopant species, with the first semiconductor region at a predetermined growth temperature T g ; associated with the III-V material and the deposition process being a temperature T v at which the rate of loss from the III-V material of one of the constituents of the III-V material is 1% of the arrival rate of that constituent at the surface of the III-V material during the deposition process, with the rate of loss of all other constituents of the III-V material being less than 1% of the arrival rate of the respective constituents; associated with the III-V material being a maximum effective hole concentration in the material obtainable if T g =T v , this hole concentration to be designated N o ; and (c) completing producing the semiconductor device; CHARACTERIZED IN THAT the method further comprises (d) selecting T g to be at least 50° C. less than T v , and such that the effective hole concentration in at least a portion of the III-V material is at least about 10 20 cm -3 .
Claim 2
Independent Claim 283 words
A method of producing a semiconductor device comprising a first single crystal semiconductor region and a single crystal layer of III-V semiconductor material epitaxial with the first semiconductor region and comprising a non-amphoteric dopant species which imparts p-type conductivity to at least a portion of the layer of III-V material; the method comprising (a) providing the first semiconductor region; (b) forming the layer of III-V material by a deposition process comprising contacting the first semiconductor region with a flux of molecules and/or atoms or an atmosphere comprising precursor molecules, the flux comprising at least one column III element, at least one column V element, and the dopant species, with the first semiconductor region at a predetermined growth temperature T g ; associated with the III-V material and the deposition process being a temperature T v at which the rate of loss from the III-V material of one of the constituents of the III-V material is 1% of the arrival rate of that constituent at the surface of the III-V material during the deposition process, with the rate of loss of all other constituents of the III-V material being less than 1% of the arrival rate of the respective constituents; associated with the III-V material being a maximum effective hole concentration in the material obtainable if T g =T v , this hole concentration to be designated N o ; and (c) completing producing the semiconductor device; CHARACTERIZED IN THAT the method further comprises (d) selecting T g to be at least 50° C. less than T v , and such that the effective hole concentration in at least a portion of the III-V material is at least about 10 20 cm -3 .
Claim 3
Dependent Claim 14 words
Method of claim 1, wherein the deposition process is a molecular beam epitaxy process.
Claim 4
Dependent Claim 31 words
Method of claim 2, wherein the III-V material is selected from the group consisting of InP, InAs, GaAs, AlGaAs, InGaAs, GaInAsP, and InGaAlAs, and wherein the non-amphoteric dopant species is Be.
Claim 5
Dependent Claim 83 words
Method of claim 2, wherein the device comprises an InP substrate, wherein the first semiconductor region is an InGaAs intermediate layer epitaxial with the substrate, wherein the III-V layer is an InGaAs layer and the non-amphoteric dopant species is Be, wherein T g is selected such that the effective hole concentration in at least a portion of the III-V layer is at least about 1×10 20 cm -3 , and wherein (c) comprises forming at least one InGaAs overlayer on said InGaAs layer.
Claim 6
Dependent Claim 83 words
Method of claim 2, wherein the device comprises a GaAs substrate, wherein the first semiconductor region is a GaAs intermediate layer epitaxial with the substrate, wherein the III-V layer is a GaAs layer and the non-amphoteric dopant species is Be, wherein T g is selected such that the effective hole concentration in at least a portion of the III-V layer is at least about 1×10 20 cm -3 , and wherein (c) comprises forming at least one AlGaAs overlayer on said GaAs layer.
Claim 7
Dependent Claim 10 words
Method of claim 3, wherein the III-V material is InGaAs.

References Cited (Backward Citations)

US4383872A Cited
US4248675A Cited
US4330360A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-07-02 1994-01-01 1994-07-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-07-02 1998-01-01 1998-07-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-07-02 2002-01-01 2002-07-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag