Patent US4924227A successfully refreshed from Google Patents.
US4924227A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Parallel analog-to-digital converter
Assignee: Analog Devices Inc
•
Filing: 1988-12-13
•
Granted: 1990-05-08
•
Expires: 2008-12-13
Abstract
Abstract The apparatus comprises a parallel analog-to-digital converter comprising a matrix of differentially coupled transistor pairs wherein the base of one transistor of each differential pair is coupled to a reference voltage and the base of the other transistor of each differential pair is coupled to the input voltage through a specified offset. In each row of differential pairs, the collectors of the transistors are alternately coupled to first and second row output points. The first and second row output points of each row are coupled to the inverting and non-inverting inputs, respectively of a comparator. Additional comparators are provided for comparing the second row output of each row with the first row output of the succeeding row. The matrix is arranged such that the combination of the comparator outputs is unique for each possible digital level in the full scale range of the converter. Logic circuitry is coupled to the comparator outputs to produce a computer usable code therefrom.
Inventors
- 👤 Christopher W. Mangelsdorf
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 17:29
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/34; H03M1/36; H03M1/361; H03M1/362; H03M1/363; H03M1/20; H03M1/202; H03M1/206
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
258 words
An apparatus for converting an analog input signal to a digital output signal comprising: means for producing a plurality of successive pairs of row output signals, each pair comprising a first and a second row output signal, each of said pairs of row output signals responsive to said analog input signal such that, over at least one specified voltage range of the analog input signal, said first row output signals gradually transition from a first stable level to a second stable level and said second row output signals gradually transition from said second stable level to said first stable level similarly but inversely to said first row output signal, and wherein said specified voltage range associated with each successive pair of row output signals is greater than the specified voltage range associated with a preceding one of said successive pairs of row output signals by twice the value of a least significant bit of said apparatus, means for comparing the first row output signal to the second row output signal for each of the pairs of row output signals, means for comparing one of the first and second row output signals of each pair of row output signals with one of the second and first tow output signals, respectively, of a succeeding one of said successive pairs of row output signals, and means for producing an output signal in response to each comparison that is in a first state if the first mentioned signal of the comparison exceeds the second mentioned signal and in a second state otherwise.
Claim 2
Independent Claim
258 words
An apparatus for converting an analog input signal to a digital output signal comprising: means for producing a plurality of successive pairs of row output signals, each pair comprising a first and a second row output signal, each of said pairs of row output signals responsive to said analog input signal such that, over at least one specified voltage range of the analog input signal, said first row output signals gradually transition from a first stable level to a second stable level and said second row output signals gradually transition from said second stable level to said first stable level similarly but inversely to said first row output signal, and wherein said specified voltage range associated with each successive pair of row output signals is greater than the specified voltage range associated with a preceding one of said successive pairs of row output signals by twice the value of a least significant bit of said apparatus, means for comparing the first row output signal to the second row output signal for each of the pairs of row output signals, means for comparing one of the first and second row output signals of each pair of row output signals with one of the second and first tow output signals, respectively, of a succeeding one of said successive pairs of row output signals, and means for producing an output signal in response to each comparison that is in a first state if the first mentioned signal of the comparison exceeds the second mentioned signal and in a second state otherwise.
Claim 3
Dependent Claim
22 words
An apparatus as set forth in claim 1 further comprising logic circuitry means for converting the output signals into a Gray code.
Claim 4
Dependent Claim
23 words
An apparatus as set forth in claim 2 wherein said means for comparing comprise comparators having first and second inputs and an output.
Claim 5
Dependent Claim
161 words
An apparatus as set forth in claim 3 wherein the means for producing each of the plurality of row output signal pairs comprises at least one pair of differentially coupled transistors, comprising a first and a second transistor wherein the emitters of said first and second transistors are coupled to a constant current sink, the collector of said first transistor is coupled to said first input of said comparator, the collector of said second transistor is coupled to said second input of said comparator, the base of said first transistor is coupled to a reference voltage and the base of said second comparator is coupled to receive a representation of the input voltage, and wherein the representation of the input voltage is the input voltage minus a specified offset value, where the offset value for each successive at least one differential pair is X greater than the preceding at least one differential pair, where X is two LSBs of the apparatus.
Claim 6
Dependent Claim
187 words
An apparatus as set forth in claim 4 wherein each of said at least one differential pairs comprises a row of successive differential pairs, comprising first and second transistors, wherein the emitters of all transistors in said row are coupled to current sinks, the collectors of the first transistor of each differential pair in said row are coupled to the first input of said comparator, the collectors of the second transistor of each differential pair in said row are coupled to the second input of said comparator, the bases of the first transistors of said successive differential pairs are alternately coupled to (1) every other one of a plurality of successive reference voltages and (2) said offset input voltage, and the base of said second transistors of each differential pair of said successive differential pairs are alternately coupled to (1) said offset input voltage and (2) every other one of the plurality of successive reference voltages, and wherein the plurality of reference voltages comprises a series of successive reference voltages such that each succeeding reference voltage is greater than the preceding reference voltage by a specified value.
Claim 7
Dependent Claim
29 words
An apparatus as set forth in claim 5 wherein the plurality of reference voltages are provided by a resistive ladder having a constant voltage source coupled in series therewith.
Claim 8
Dependent Claim
36 words
An apparatus as set forth in claim 4 wherein the representations of the input voltage are provided by a resistive ladder having the input voltage signal coupled thereto and a constant current source in series therewith.
Claim 9
Dependent Claim
47 words
An apparatus as set forth in claim 7 wherein a constant current source is adapted to draw a current through said input resistive ladder that will cause the representations of the input voltage to be spaced apart by a voltage equivalent to two LSBs of the apparatus.
Claim 10
Independent Claim
235 words
An apparatus for converting an analog input signal to an n-bit digital signal, said apparatus comprising: means for producing 2 n /2 consecutive comparison signals, each of said 2 n /2 comparison signals responsive to said analog input signal such that, over at least one specified voltage range of said analog input signal, said output signal gradually transitions from a first stable level to a second stable level, wherein said specified voltage range associated with each of said consecutive comparison signals are spaced apart by twice the value of the least significant bit of said apparatus; means for averaging said output signals, said averaging means having a plurality of first inputs, each coupled to receive one of said consecutive comparison signals and a second input coupled to receive a succeeding one of said consecutive comparison signals and an output that is the average of the signals at said first and second inputs; and comparing means having a plurality of first inputs for receiving each of said comparison signals and each of said averaging means outputs, and at least one second input for receiving a threshold voltage having a value between said first and second specified voltages, said comparing means producing an output signal associated with each of the first inputs, said output signal being in a first state if the threshold voltage is less than the associated first input and in a second state otherwise.
Claim 11
Independent Claim
235 words
An apparatus for converting an analog input signal to an n-bit digital signal, said apparatus comprising: means for producing 2 n /2 consecutive comparison signals, each of said 2 n /2 comparison signals responsive to said analog input signal such that, over at least one specified voltage range of said analog input signal, said output signal gradually transitions from a first stable level to a second stable level, wherein said specified voltage range associated with each of said consecutive comparison signals are spaced apart by twice the value of the least significant bit of said apparatus; means for averaging said output signals, said averaging means having a plurality of first inputs, each coupled to receive one of said consecutive comparison signals and a second input coupled to receive a succeeding one of said consecutive comparison signals and an output that is the average of the signals at said first and second inputs; and comparing means having a plurality of first inputs for receiving each of said comparison signals and each of said averaging means outputs, and at least one second input for receiving a threshold voltage having a value between said first and second specified voltages, said comparing means producing an output signal associated with each of the first inputs, said output signal being in a first state if the threshold voltage is less than the associated first input and in a second state otherwise.
Claim 12
Dependent Claim
29 words
An apparatus as set forth in claim 9 further comprising logic means coupled to receive said output signals, said logic means converting said output signals into a Gray code.
Claim 13
Dependent Claim
69 words
An apparatus as set forth in claim 10 wherein said means for producing 2 n /2 consecutive comparison signals comprises 2 n /2 consecutive comparators, each having a first input coupled to receive said analog input voltage and a second input coupled to received a reference voltage, wherein the reference voltage associated with each of said comparators is spaced two least significant bits apart from the consecutively adjacent comparators.
Claim 14
Dependent Claim
19 words
An apparatus as set forth in claim 11 wherein said averaging means comprises (2 n /2)-1 consecutive averaging means.
Claim 15
Dependent Claim
42 words
An apparatus as set forth in claim 12 wherein said comparing means comprises n-1 comparators, each having a first input coupled to receive one of said comparison signals or averaging means outputs and a second input coupled to receive said threshold voltage.
Claim 16
Dependent Claim
18 words
An apparatus as set forth in claim 13 wherein said reference voltages are provided by a resistive ladder.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-05-07 | 1993-11-06 | 1994-05-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-05-07 | 1997-11-06 | 1998-05-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-05-07 | 2001-11-06 | 2002-05-08 | $7700.00 | Window Closed / Lapsed |