Patent US4922327A successfully refreshed from Google Patents.
US4922327A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor LDMOS device with upper and lower passages
Assignee: University of Toronto Innovations Foundation
•
Filing: 1987-12-24
•
Granted: 1990-05-01
•
Expires: 2007-12-24
Abstract
Abstract A semiconducting device and method of making the same are provided. The semiconducting device is provided with a gate, a source and a drain disposed on one side of a current carrying layer and a substrate formed from one type of semiconducting material disposed on the other side thereof. The current carrying layer includes a bulk region formed from said one type of semiconducting material and a drift region formed from the opposite type of semiconducting material, the bulk and the drift regions of which form a pn junction. The drift region includes a pair of parallel passages, one passage of which has a lower doping concentration than the other. The bulk region includes a first and a second portion, the first portion of which isolates the second portion from the other passage and has a lower doping concentration than the second portion and the one passage. The one passage is also extended so as to isolate the bulk region from the substrate. Source and drain regions located on opposite sides of the junction are also provided and formed from the opposite type of semiconducting material. The source and drain regions are doped to have a higher doping concentration than the other passage. Thus, the semiconducting device maintains a relatively high breakdown voltage whilst exhibiting a low on-resistance.
Inventors
- 👤 Jose G. Mena
- 👤 C. Andre T. Salama
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 16:06
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/64; H10D30/65; H10D62/00; H10D62/60; H10D62/10; H10D62/13; H10D62/149; H10D62/151; H10D62/156; H10D62/157; H10D62/17; H10D62/393
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
213 words
A semiconducting device comprising: gate, source and drain nodes disposed on one side of a semiconducting layer, said source and drain nodes being located on either side of said gate node; an insulation layer disposed on the other side of said semiconducting layer, said semiconducting layer including a channel region located adjacent said gate node and being formed from one conductivity type of semiconductive material; a drift region formed from the opposite conductivity type of semiconductive material, said drift region including a pair of parallel upper and lower conductive passages, one of said conductive passages having a lower doping concentration than the other of said conductive passages, said channel region including first and second zones, each of said zones being respectively adjacent one of said passages to define a pair of pn junctions, the doping concentration of each of said zones being chosen so that each of said pn junctions has a substantially similar breakdown voltage; and source and drain regions formed from said opposite conductivity type of semiconductive material, said source and drain regions being located adjacent said respective nodes and having a higher doping concentration than said other passage, said first zone being adjacent said source region and said second zone being disposed between said first zone and said upper passage.
Claim 2
Dependent Claim
213 words
A semiconducting device comprising: gate, source and drain nodes disposed on one side of a semiconducting layer, said source and drain nodes being located on either side of said gate node; an insulation layer disposed on the other side of said semiconducting layer, said semiconducting layer including a channel region located adjacent said gate node and being formed from one conductivity type of semiconductive material; a drift region formed from the opposite conductivity type of semiconductive material, said drift region including a pair of parallel upper and lower conductive passages, one of said conductive passages having a lower doping concentration than the other of said conductive passages, said channel region including first and second zones, each of said zones being respectively adjacent one of said passages to define a pair of pn junctions, the doping concentration of each of said zones being chosen so that each of said pn junctions has a substantially similar breakdown voltage; and source and drain regions formed from said opposite conductivity type of semiconductive material, said source and drain regions being located adjacent said respective nodes and having a higher doping concentration than said other passage, said first zone being adjacent said source region and said second zone being disposed between said first zone and said upper passage.
Claim 3
Dependent Claim
53 words
The semiconducting device as defined in claim 1 wherein said upper passage has a higher doping concentration than said lower passage, and wherein said first zone has a higher doping concentration than said lower passage and wherein said second zone adjacent said upper passage has a lower doping concentration than said upper passage.
Claim 4
Dependent Claim
42 words
The semiconducting device as defined in claim 2 wherein said insulation layer is in the form of a substrate formed from said one conductivity type of semiconductive material and wherein said lower passage extends to isolate said channel region from said substrate.
Claim 5
Dependent Claim
38 words
The semiconducting device as defined in claim 3 wherein said one conductivity type of semiconductive material is semiconductive material having p-type impurities and said opposite conductivity type of semiconductive material, semiconductive material is semiconductive material having n-type impurities.
Claim 6
Dependent Claim
37 words
The semiconducting device as defined in claim 4 wherein said upper and lower passages have thicknesses of approximately 2 μm and 4 μm, respectively, and wherein said upper passage has a resistivity of approximately 2 Ω cm.
Claim 7
Dependent Claim
19 words
The semiconducting device as defined in claim 3 wherein said first and second zones are lateral double isolation diffusions.
Claim 8
Dependent Claim
26 words
The semiconducting device as defined in claim 3 wherein said lower passage is an epitaxial growth layer and said upper passage is an ion implantation layer.
Claim 9
Dependent Claim
36 words
The semiconducting device as defined in claim 3 wherein said one conductivity type of semiconductive material is semiconductive material having n-type impurities and said opposite conductivity type of semiconductive material is semiconductive material having p-type impurities.
Claim 10
Dependent Claim
57 words
The semiconducting device as defined in claim 3 wherein said source, gate and drain nodes includes an input terminal coupled with a metal oxide layer, said source and drain metal oxide layers being in contact with said source and drain regions respectively, and said gate metal oxide layer being separated from said semiconducting layer by an insulator.
Claim 11
Dependent Claim
16 words
The semiconducting device as defined in claim 9 wherein said insulator is a silicon oxide layer.
Claim 12
Dependent Claim
52 words
The semiconducting device as defined in claim 5 wherein said gate node includes a gate terminal and an insulator, said insulator isolating said terminal from said semiconducting layer, said insulator being in the form of a metal oxide layer and having a thickness in the range of 0.1 μm to 0.2 μm.
References Cited (Backward Citations)
JPS5552272A
Cited
US4599118A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-04-30 | 1993-10-30 | 1994-05-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-04-30 | 1997-10-30 | 1998-05-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-04-30 | 2001-10-30 | 2002-05-01 | $7700.00 | Window Closed / Lapsed |