US4920399A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Conductance-modulated integrated transistor structure
Assignee: Linear Integrated Systems Inc
•
Filing: 1989-10-10
•
Granted: 1990-04-24
•
Expires: 2009-10-10
Abstract
Abstract Disclosed is an integrated transistor structure having increased conductance and operating speed including a complementary insulated gate field-effect transistor pair, each including a source and drain region with a gate contact positioned therebetween, an ohmic contact to the source regions, and a Schottky contact to each of the drain regions. The dopant concentration of the drain regions is sufficiently low to prevent the Schottky contact from forming an ohmic contact with the drain regions. The gates of the two transistors are interconnected and function as the input terminal, and the two Schottky contacts are interconnected as the output of the device. The operation of the device is such that the lightly-doped drain regions act as bases of bipolar transistors, with the emitters formed by the Schottky diodes. Minority and majority carriers injected by the Schottky diodes modulate the channel regions, thereby lowering their resistivity and increasing the transconductance of the device without increasing the physical size or the capacitance of the device and thereby improving the speed of the device.
Inventors
- 👤 John H. Hall
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 16:30
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D84/858; H10D84/40; H10D84/401; H10D84/403
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
294 words
An integrated CMOS transistor structure comprising a semiconductor body having a major surface with a first device region of a first conductivity type and a second device region of a second conductivity type therein, a first device formed in said first device region and including a source region and a drain region of said second conductivity type, said source and drain regions being spaced apart by a channel region and each of said source and drain regions forming a p-n junction with said first device region, a gate contact between said source and drain regions and insulatively spaced from said device region, an ohmic contact solely to said source region and a Schottky contact solely to said drain region, said Schottky contact forming a Schottky diode with said drain region which is forward biased and injecting minority carriers into said channel region when said gate contact is voltage biased on. a second device formed in said second device region and including a source region and a drain region of first conductivity type, said source and drain regions being spaced apart by a channel region and each of said source and said drain regions forming a p-n junction with said second device region, a gate contact between said source and drain regions and insulatively spaced from said second device region, an ohmic contact solely to said source region and a Schottky contact solely to said drain region, said Schottky contact forming a Schottky diode with said drain region which is forward biased and injecting minority carriers into said channel region when said gate contact is voltage biased on. input connector means interconnecting said gate contacts of said first and second devices, and output connector means interconnecting said Schottky contacts of said first and second devices.
Claim 2
Dependent Claim
294 words
An integrated CMOS transistor structure comprising a semiconductor body having a major surface with a first device region of a first conductivity type and a second device region of a second conductivity type therein, a first device formed in said first device region and including a source region and a drain region of said second conductivity type, said source and drain regions being spaced apart by a channel region and each of said source and drain regions forming a p-n junction with said first device region, a gate contact between said source and drain regions and insulatively spaced from said device region, an ohmic contact solely to said source region and a Schottky contact solely to said drain region, said Schottky contact forming a Schottky diode with said drain region which is forward biased and injecting minority carriers into said channel region when said gate contact is voltage biased on. a second device formed in said second device region and including a source region and a drain region of first conductivity type, said source and drain regions being spaced apart by a channel region and each of said source and said drain regions forming a p-n junction with said second device region, a gate contact between said source and drain regions and insulatively spaced from said second device region, an ohmic contact solely to said source region and a Schottky contact solely to said drain region, said Schottky contact forming a Schottky diode with said drain region which is forward biased and injecting minority carriers into said channel region when said gate contact is voltage biased on. input connector means interconnecting said gate contacts of said first and second devices, and output connector means interconnecting said Schottky contacts of said first and second devices.
Claim 3
Dependent Claim
28 words
The integrated transistor structure as defined by claim 1 wherein said semiconductor body comprises a semiconductor substrate and an epitaxial layer formed on a surface of said substrate.
Claim 4
Dependent Claim
56 words
The integrated transistor structure as defined by claim 2 wherein said first device further includes a first buried layer of said first conductivity type, and said second device further includes a second buried layer of said second conductivity type, wherein said and second buried layers collect some of the minority carriers injected from said Schottky diodes.
Claim 5
Dependent Claim
33 words
The integrated transistor structure as defined by claim 3 wherein the dopant concentration in said drain regions is sufficiently low to prevent said Schottky contacts from forming ohmic contacts with said drain regions.
Claim 6
Dependent Claim
44 words
The integrated transistor structure as defined by claim 1 and further including a supporting substrate having an insulating surface and wherein said semiconductor body is formed on said insulated surface and said first and second device regions comprise semiconductor layers on said insulated surface.
Claim 7
Dependent Claim
33 words
The integrated transistor structure as defined by claim 5 wherein the dopant concentration of said drain regions is sufficiently low to prevent said Schottky contacts from forming ohmic contacts with said drain regions.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-04-23 | 1993-10-23 | 1994-04-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-04-23 | 1997-10-23 | 1998-04-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-04-23 | 2001-10-23 | 2002-04-24 | $7700.00 | Window Closed / Lapsed |