US4485550A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Fabrication of schottky-barrier MOS FETs
Assignee: Nokia Bell Labs
•
Filing: 1982-07-23
•
Granted: 1984-12-04
•
Expires: 2002-07-23
Abstract
Abstract Schottky-barrier MOS and CMOS devices are significantly improved by selectively doping the regions surrounding the Schottky-barrier source and drain contacts. For p-channel devices, acceptor doping is carried out in either a one-step or a two-step ion implantation procedure. For n-channel devices, donor doping is carried out in a two-step procedure. In each case, current injection into the channel is enhanced and leakage to the substrate is reduced while still maintaining substantial immunity to parasitic bipolar transistor action (MOS devices) and to latchup (CMOS devices).
Inventors
- 👤 Conrad J. Koeneke
- 👤 Martin P. Lepselter
- 👤 William T. Lynch
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 03:42
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D62/00; H10D62/10; H10D62/17; H10D62/351; H10D62/357; H10D62/364; H10D62/378; H10D64/00; H10D64/01; H10D64/012; H10D64/0121; H10D64/20; H10D64/27; H10D64/529; H10D64/60; H10D64/64; H10D64/647; H10P; H10P30/00; H10P30/20; H10P30/22
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
143 words
A method of fabricating an integrated circuit structure in a semiconductive substrate of a specified conductivity type, said structure including transistor devices each comprising Schottky-barrier source and drain contacts and a gate contact for electrically inducing a channel in a lateral extent of said substrate between said source and drain contacts, said method comprising establishing a dopant concentration of the opposite conductivity type in said substrate immediately adjacent the source contact-to-channel interface, which concentration is sufficiently higher than the dopant concentration in said substrate to decrease the source contact-to-channel Schottky-barrier height, and establishing a dopant concentration of said opposite conductivity type in said substrate adjacent the entire interface between each Schottky-barrier drain contact and said substrate to reduce drain contact-to-substrate leakage current while maintaining the structure immune to parasitic bipolar transistor action for a metal-oxide-semiconductor structure and to latchup for a complementary-metal-oxide-semiconductor structure.
Claim 2
Independent Claim
143 words
A method of fabricating an integrated circuit structure in a semiconductive substrate of a specified conductivity type, said structure including transistor devices each comprising Schottky-barrier source and drain contacts and a gate contact for electrically inducing a channel in a lateral extent of said substrate between said source and drain contacts, said method comprising establishing a dopant concentration of the opposite conductivity type in said substrate immediately adjacent the source contact-to-channel interface, which concentration is sufficiently higher than the dopant concentration in said substrate to decrease the source contact-to-channel Schottky-barrier height, and establishing a dopant concentration of said opposite conductivity type in said substrate adjacent the entire interface between each Schottky-barrier drain contact and said substrate to reduce drain contact-to-substrate leakage current while maintaining the structure immune to parasitic bipolar transistor action for a metal-oxide-semiconductor structure and to latchup for a complementary-metal-oxide-semiconductor structure.
Claim 3
Dependent Claim
27 words
A method as in claim 1 wherein said substrate comprises n-type silicon and the dopant concentrations adjacent said interfaces are established in a one-step ion implantation procedure.
Claim 4
Dependent Claim
88 words
A method as in claim 1 wherein the dopant concentrations adjacent said interfaces are established in a two-step ion implantation procedure in which in a first step the distribution of the dopant concentration adjacent the source contact-to-channel interface is optimized to reduce source contact-to-channel overlap series resistance and in which in a second step the dopant concentration adjacent the interface between each drain contact and the substrate is optimized to minimize current leakage into the substrate while maintaining the structure immune to parasitic transistor action and to latchup.
Claim 5
Dependent Claim
36 words
A method as in claim 1 in which the dopant concentration adjacent the source contact-to-channel interface is established within a distance of said interface that is less than the depletion width in the source contact-to-channel region.
Claim 6
Dependent Claim
36 words
A method as in claim 4 in which the dopant concentration adjacent the drain contact-to-substrate interface is established within a distance of said interface that is less than the depletion width in the drain contact-to-substrate region.
References Cited (Backward Citations)
US3804681A
Cited
US3590471A
Cited
US3742317A
Cited
US3889359A
Cited
US3964084A
Cited
US4080719A
Cited
US4114256A
Cited
US4300152A
Cited
US4330931A
Cited
US4432132A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-12-04 | 1988-06-04 | 1988-12-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-12-04 | 1992-06-04 | 1992-12-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-12-04 | 1996-06-04 | 1996-12-04 | $7700.00 | Window Closed / Lapsed |