Patent US4916670A successfully refreshed from Google Patents.
US4916670A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device having function of generating write signal internally
Assignee: Fujitsu Semiconductor Ltd
•
Filing: 1989-01-31
•
Granted: 1990-04-10
•
Expires: 2009-01-31
Abstract
Abstract A semiconductor memory device includes: a circuit for defining a cycle in response to a clock and a write enable signal and outputting a write control signal under a specific condition; a unit for inverting the clock to an inverted clock; a circuit for generating a write signal in response to the inverted clock when the write control signal is output; and a memory cell array in which a write access of data is carried out based on the write signal. Where a latch circuit is further provided which latches the write data and transmits the write data to the memory cell array in response to the clock or inverted clock and the write signal, an input terminal and an output terminal can be made common by making a latch timing of the write data different from that of the write enable signal, or the number of input terminals can be decreased by inputting the write data in a time sharing mode. This results in a decrease in scale of the whole circuit as a device. Also, by latching the write enable signal at a change in level of the clock and controlling a generation of the write signal or a prohibition of the generation at a reverse change in level thereof based on a control signal, a write operation can be cancelled, when necessary, with respect to a cell even if an address access to the cell is carried out.
Inventors
- 👤 Atsushi Suzuki
- 👤 Kazuya Kobayashi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 17:14
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C7/00; G11C7/10; G11C7/1078; G11C7/109; G11C7/1087; G11C7/1093; G11C7/22
Claims Analysis
Total Claims: 26
Claim 1
Independent Claim
158 words
A semiconductor memory device receiving an external clock having a rising edge and a falling edge comprising: a memory cell array, a first latch circuit operatively connected to said memory cell array, for receiving a control signal designating one of a read cycle and a write cycle for said memory cell array, said first latch circuit latching said control signal in response to one of the rising edge and the falling edge of said external clock; a second latch circuit operatively connected to said memory cell array, for receiving a write data, said second latch circuit latching said write data in response to another of the rising edge and the falling edge of said external clock; and a write signal generating circuit operatively connected to said memory cell array and said first latch circuit, for feeding a write signal to said memory cell array when said control signal latched in said first latch circuit designates said write cycle.
Claim 2
Dependent Claim
158 words
A semiconductor memory device receiving an external clock having a rising edge and a falling edge comprising: a memory cell array, a first latch circuit operatively connected to said memory cell array, for receiving a control signal designating one of a read cycle and a write cycle for said memory cell array, said first latch circuit latching said control signal in response to one of the rising edge and the falling edge of said external clock; a second latch circuit operatively connected to said memory cell array, for receiving a write data, said second latch circuit latching said write data in response to another of the rising edge and the falling edge of said external clock; and a write signal generating circuit operatively connected to said memory cell array and said first latch circuit, for feeding a write signal to said memory cell array when said control signal latched in said first latch circuit designates said write cycle.
Claim 3
Dependent Claim
52 words
A device as set forth in claim 1, wherein said write signal generating circuit receives a write control signal designating a cancellation of a write operation at said another of the rising edge and the falling edge of said external clock and stops feeding said write signal to said memory cell array.
Claim 4
Dependent Claim
185 words
A semiconductor memory device comprising: a cycle defining circuit for defining a read cycle and a write cycle in response to an external clock and an external write enable signal and outputting a read control signal or a write control signal based on a certain kind of defined cycle; means for inverting said clock to an inverted clock; a write signal generating circuit operatively connected to said cycle defining circuit, for generating a write signal in response to said inverted clock when said write control signal is output; a memory cell array in which a read access or write access of data is carried out based on said read control signal or said write signal; and a latch circuit operatively connected to said write signal generating circuit, for latching a write data and transmitting said write data to said memory cell array in response to said inverted clock and said write signal, whereby said write enable signal is latched at a change in level of said external clock in said write cycle and said write data is latched at a reverse change in level thereof.
Claim 5
Dependent Claim
185 words
A semiconductor memory device comprising: a cycle defining circuit for defining a read cycle and a write cycle in response to an external clock and an external write enable signal and outputting a read control signal or a write control signal based on a certain kind of defined cycle; means for inverting said clock to an inverted clock; a write signal generating circuit operatively connected to said cycle defining circuit, for generating a write signal in response to said inverted clock when said write control signal is output; a memory cell array in which a read access or write access of data is carried out based on said read control signal or said write signal; and a latch circuit operatively connected to said write signal generating circuit, for latching a write data and transmitting said write data to said memory cell array in response to said inverted clock and said write signal, whereby said write enable signal is latched at a change in level of said external clock in said write cycle and said write data is latched at a reverse change in level thereof.
Claim 6
Dependent Claim
64 words
A device as set forth in claim 3, wherein said cycle defining circuit includes a first register for latching and outputting said write enable signal in response to said external clock and a gate circuit for outputting said read control signal or said write control signal in accordance with a logical level of said write enable signal in a selected state of said device.
Claim 7
Dependent Claim
34 words
A device as set forth in claim 4, wherein said first register latches said write enable signal at a fall of said external clock and outputs said write enable signal at a rise thereof.
Claim 8
Dependent Claim
48 words
A device as set forth in claim 4, wherein said latch circuit includes a second register for latching and outputting said write data in response to said inverted clock and a buffer for transmitting said write data to said memory cell array in response to said write signal.
Claim 9
Dependent Claim
32 words
A device as set forth in claim 6, wherein said second register latches said write data at a rise of said inverted clock and outputs said write data at a fall thereof.
Claim 10
Dependent Claim
167 words
A semiconductor memory device comprising: a cycle defining circuit for defining a cycle for carrying out a predetermined function in response to an external clock and an external write enable signal and outputting a write control signal in response to an external control signal in the defined cycle; means for inverting said clock to an inverted clock; a write signal generating circuit operatively connected to said cycle defining circuit, for generating a write signal in response to said inverted clock when said write control signal is output; and a memory cell array in which a write access of data is carried out based on said write signal, whereby said write enable signal is latched at a change in level of said external clock in said defined cycle, and a control of a generation of said write signal or a prohibition of said generation is carried out at a reverse change in level of said external clock in accordance with a logical level of said external control signal.
Claim 11
Dependent Claim
167 words
A semiconductor memory device comprising: a cycle defining circuit for defining a cycle for carrying out a predetermined function in response to an external clock and an external write enable signal and outputting a write control signal in response to an external control signal in the defined cycle; means for inverting said clock to an inverted clock; a write signal generating circuit operatively connected to said cycle defining circuit, for generating a write signal in response to said inverted clock when said write control signal is output; and a memory cell array in which a write access of data is carried out based on said write signal, whereby said write enable signal is latched at a change in level of said external clock in said defined cycle, and a control of a generation of said write signal or a prohibition of said generation is carried out at a reverse change in level of said external clock in accordance with a logical level of said external control signal.
Claim 12
Dependent Claim
20 words
A device as set forth in claim 8, wherein said external control signal is identical to said write enable signal.
Claim 13
Dependent Claim
85 words
A device as set forth in claim 9, wherein said cycle defining circuit includes a first register for latching and outputting said write enable signal in response to said external clock, a second register for latching and outputting said write enable signal in response to said inverted clock, and a gate circuit for effecting a generation of said write control signal or a prohibition of said generation in accordance with a logical level of said write enable signal in a selected state of said device.
Claim 14
Dependent Claim
60 words
A device as set forth in claim 10, wherein said first register latches said write enable signal at a fall of said external clock and outputs said write enable signal at a rise thereof, and said second register latches said write enable signal at a rise of said inverted clock and outputs said write enable signal at a fall thereof.
Claim 15
Dependent Claim
45 words
A device as set forth in claim 10, further comprising a third register for latching and outputting said write data in response to said inverted clock and a buffer for transmitting said write data to said memory cell array in response to said write signal.
Claim 16
Dependent Claim
32 words
A device as set forth in claim 12, wherein said third register latches said write data at a rise of said inverted clock and outputs said write data at a fall thereof.
Claim 17
Dependent Claim
24 words
A device as set forth in claim 8, wherein said external control signal is an asynchronous chip select signal irrelevant to said external clock.
Claim 18
Dependent Claim
68 words
A device as set forth in claim 14, wherein said cycle defining circuit includes a first register for latching and outputting said write enable signal in response to said external clock and a gate circuit for effecting a generation of said write control signal or a prohibition of said generation in accordance with a logical level of said write enable signal in a selected state of said device.
Claim 19
Dependent Claim
34 words
A device as set forth in claim 15, wherein said first register latches said write enable signal at a fall of said external clock and outputs said write enable signal at a rise thereof.
Claim 20
Dependent Claim
45 words
A device as set forth in claim 15, further comprising a second register for latching and outputting said write data in response to said inverted clock and a buffer for transmitting said write data to said memory cell array in response to said write signal.
Claim 21
Dependent Claim
32 words
A device as set forth in claim 17, wherein said second register latches said write data at a rise of said inverted clock and outputs said write data at a fall thereof.
Claim 22
Dependent Claim
224 words
A semiconductor memory device comprising: a cycle defining circuit for defining a cycle for carrying out a predetermined function in response to an external clock and an external write enable signal, and outputting a write control signal based on a logical level of said write enable signal at the beginning of the defined cycle; means for inverting said clock to an inverted clock; a write signal generating circuit operatively connected to said cycle defining circuit, for generating a write signal in response to said inverted clock when said write control signal is output; a memory cell array in which a write access of data is carried out based on said write signal; and a latch circuit operatively connected to said write signal generating circuit, for latching a write data in response to either said external clock or said inverted clock and transmitting said write data to said memory cell array in response to said write signal, said write data being composed of a plurality of data and input in a time sharing mode, whereby a first half of said plurality of data is latched at a change in level of said external clock in said defined cycle and a second half thereof is latched at a reverse change in level thereof, and said plurality of data are simultaneously written in said memory cell array.
Claim 23
Dependent Claim
224 words
A semiconductor memory device comprising: a cycle defining circuit for defining a cycle for carrying out a predetermined function in response to an external clock and an external write enable signal, and outputting a write control signal based on a logical level of said write enable signal at the beginning of the defined cycle; means for inverting said clock to an inverted clock; a write signal generating circuit operatively connected to said cycle defining circuit, for generating a write signal in response to said inverted clock when said write control signal is output; a memory cell array in which a write access of data is carried out based on said write signal; and a latch circuit operatively connected to said write signal generating circuit, for latching a write data in response to either said external clock or said inverted clock and transmitting said write data to said memory cell array in response to said write signal, said write data being composed of a plurality of data and input in a time sharing mode, whereby a first half of said plurality of data is latched at a change in level of said external clock in said defined cycle and a second half thereof is latched at a reverse change in level thereof, and said plurality of data are simultaneously written in said memory cell array.
Claim 24
Dependent Claim
68 words
A device as set forth in claim 19, wherein said cycle defining circuit includes a first register for latching said write enable signal at a fall of said external clock and outputting said write enable signal at a rise thereof, and a gate circuit for outputting said write control signal when said write enable signal is at a predetermined logical level in a selected state of said device.
Claim 25
Dependent Claim
57 words
A device as set forth in claim 20, wherein said latch circuit comprises a pair of registers for latching and outputting said write data in response to said external clock and said inverted clock, respectively, and a corresponding pair of buffers for transmitting said write data to said memory cell array in response to said write signal.
Claim 26
Dependent Claim
58 words
A device as set forth in claim 21, wherein one of said pair of registers latches said write data at a fall of said external clock and outputs said write data at a rise thereof, and another register latches said write data at a rise of said inverted clock and outputs said write data at a fall thereof.
References Cited (Backward Citations)
US4773049A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-04-09 | 1993-10-09 | 1994-04-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-04-09 | 1997-10-09 | 1998-04-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-04-09 | 2001-10-09 | 2002-04-10 | $7700.00 | Window Closed / Lapsed |