← Back to Patent Explorer
US4910706A Expired / Lapsed US ⏱️ 0.0 years remaining

Analog memory for storing digital information

Assignee: Individual
•
Filing: 1983-08-04
•
Granted: 1990-03-20
•
Expires: 2003-08-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention is directed to an analog memory for storing digital information in analog signal form. Typically, digital information is stored in digital signal form, where each digital bit is stored in a separate digital memory cell. In accordance with the present invention, an analog memory such as a charge transfer device (CTD), bubble memory, or magnetostrictive memory is used to store analog signals. Each analog signal is representative of a plurality of digital bits, thereby providing storage for a plurality of digital bits in each analog memory cell. Use of such an analog memory in combination with a digital system facilitates a hybrid memory, where digital information is stored in analog signal form. In one embodiment, a digital to analog converter is used to convert digital information from a digital processor to analog signal form for storage in an analog memory and an analog to digital converter is used to convert analog signals stored in an analog memory to digital signal form for processing with the digital processor. In another embodiment, an analog read only memory is used to store a program for a stored program digital computer in analog signal form. Storage of digital information in analog signal form increases the efficiency of storage because a plurality of digital bits can be stored in each memory cell. An embodiment having analog error compensation utilizes a reference signal for adaptive compensation of errors. Various systems using such memories are disclosed including signal processors, stored program computers, reverberation systems, and others.

Inventors

  • 👤 Gilbert P. Hyatt

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 20:04
CPC Classifications
B; B60; B60R; B60R16/00; B60R16/02; B60R16/037; B60R16/0373; F; F21; F21V; F21V23/00; G; G01; G01S; G01S15/00; G01S15/88; G01S15/89; G01S15/8906; G01S15/8965; G01S15/897; G01S15/8977; G01S7/00; G01S7/52; G01S7/52017; G01S7/52023; G01S7/52025; G01S7/52026; G02; G02F; G02F1/00; G02F1/01; G02F1/13; G02F1/133; G02F1/13306; G02F1/13318; G03; G03F; G03F9/00; G03F9/70; G03F9/7049; G03F9/7088; G04; G04G; G04G99/00; G04G99/006; G05; G05B; G05B19/00; G05B19/02; G05B19/18; G05B19/19; G05B19/33; G05B19/35; G05B19/351; G05B19/408; G05B19/4083; G05B19/4086; G05B19/409; G05B19/4093; G05B19/414; G05B19/4142; G06; G06F; G06F13/00; G06F13/14; G06F13/16; G06J; G06J1/00; G07; G07G; G07G1/00; G07G1/12; G10; G10L; G10L19/00; G11; G11C; G11C11/00; G11C11/56; G11C11/565; G11C19/00; G11C19/28; G11C19/287; G11C19/34; G11C19/36; G11C27/00; G11C27/02; G11C27/024; G11C27/04; G11C7/00; G11C7/10; G11C7/1015; G11C7/1042; G05B2219/00; G05B2219/20; G05B2219/23; G05B2219/23094; G05B2219/30; G05B2219/33; G05B2219/33182; G05B2219/35; G05B2219/35262; G05B2219/35263; G05B2219/35381; G05B2219/35453; G05B2219/35588; G05B2219/36; G05B2219/36227; G05B2219/36333; G05B2219/36395; G05B2219/36502; G05B2219/36506; G05B2219/49; G05B2219/49221; G11C13/00; G11C13/04; G11C7/16; Y; Y02; Y02P; Y02P90/00; Y02P90/02

Claims Analysis

Total Claims: 53
Claim 1
Independent Claim 48 words
A hybrid memory system for storing digital information in analog signal form, said system comprising: shiftable memory means for storing a plurality of analog signals; shifting means for shifting the stored analog signals; and converter means for generating digital output signals in response to the stored analog signals.
Claim 2
Dependent Claim 48 words
A hybrid memory system for storing digital information in analog signal form, said system comprising: shiftable memory means for storing a plurality of analog signals; shifting means for shifting the stored analog signals; and converter means for generating digital output signals in response to the stored analog signals.
Claim 3
Dependent Claim 25 words
The system as set forth in claim 1 above, wherein said memory means includes a charge transfer device for storing the plurality of analog signals.
Claim 4
Independent Claim 25 words
The system as set forth in clain 1 above, wherein said memory means includes a magnetic disk memory for storing the plurality of analog signals.
Claim 5
Independent Claim 25 words
The system as set forth in clain 1 above, wherein said memory means includes a magnetic disk memory for storing the plurality of analog signals.
Claim 6
Dependent Claim 25 words
The system as set forth in claim 1 above, wherein said memory means includes a magnetic bubble memory for storing the plurality of analog signals.
Claim 7
Dependent Claim 56 words
A hybrid memory system for storing digital information in analog signal form, said system comprising: memory means for storing a plurality of analog signals; shifting means for shifting the stored analog signals; a refresh circuit for refreshing the stored analog signals; and converter means for generating digital output signals in response to the stored analog signals.
Claim 8
Dependent Claim 56 words
A hybrid memory system for storing digital information in analog signal form, said system comprising: memory means for storing a plurality of analog signals; shifting means for shifting the stored analog signals; a refresh circuit for refreshing the stored analog signals; and converter means for generating digital output signals in response to the stored analog signals.
Claim 9
Dependent Claim 76 words
A hybrid memory system for storing digital information in analog signal form, said system comprising: charge memory means for storing a plurality of multiple state charge signals having an information content related to the signal state; means for refreshing the stored multiple state charge signals to reduce amplitude degradation; shifting means for shifting the stored multiple state charge signals; and converter means for generating digital output signals in response to the stored multiple state charge signals.
Claim 10
Dependent Claim 76 words
A hybrid memory system for storing digital information in analog signal form, said system comprising: charge memory means for storing a plurality of multiple state charge signals having an information content related to the signal state; means for refreshing the stored multiple state charge signals to reduce amplitude degradation; shifting means for shifting the stored multiple state charge signals; and converter means for generating digital output signals in response to the stored multiple state charge signals.
Claim 11
Dependent Claim 60 words
A memory system comprising: input means for generating a digital input signal; means for generating an analog signal in response to the digital input signal; memory means for storing the analog signal generated with said generating means; means for shifting the stored analog signal; and converter means for generating a digital output signal in response to the stored analog signal.
Claim 12
Dependent Claim 60 words
A memory system comprising: input means for generating a digital input signal; means for generating an analog signal in response to the digital input signal; memory means for storing the analog signal generated with said generating means; means for shifting the stored analog signal; and converter means for generating a digital output signal in response to the stored analog signal.
Claim 13
Dependent Claim 98 words
A memory system comprising: input means for generating a digital input signal; means for generating an analog signal in response to the digital input signal; memory means for storing the analog signal generated with said generating means; means for shifting the stored analog signal; converter means for generating a digital output signal in response to the stored analog signal; refresh means for generating a reference signal in response to the analog signal stored in said memory means; and means for reducing amplitude degradation of the analog signal stored in said memory means in response to the reference signal.
Claim 14
Dependent Claim 98 words
A memory system comprising: input means for generating a digital input signal; means for generating an analog signal in response to the digital input signal; memory means for storing the analog signal generated with said generating means; means for shifting the stored analog signal; converter means for generating a digital output signal in response to the stored analog signal; refresh means for generating a reference signal in response to the analog signal stored in said memory means; and means for reducing amplitude degradation of the analog signal stored in said memory means in response to the reference signal.
Claim 15
Dependent Claim 23 words
The system as set forth in claim 7 above, wherein said memory means includes a read only memory for storing the analog signal.
Claim 16
Dependent Claim 63 words
The system as set forth in claim 7 above, wherein said stored analog signals are multiple state signals having an information content related to the signal state and wherein said memory means includes charge means for storing the multiple state signals as multiple state charge signals: said system further comprising means for refreshing the stored multiple state signals to reduce charge leakage degradation.
Claim 17
Dependent Claim 59 words
A memory system comprising: digital means for generating at least one digital input signal; means for generating analog signals in response to the digital input signal; memory means for storing a plurality of the analog signals; shifting means for shifting the stored analog signals; and converter means for generating digital output signals in response to the stored analog signals.
Claim 18
Dependent Claim 59 words
A memory system comprising: digital means for generating at least one digital input signal; means for generating analog signals in response to the digital input signal; memory means for storing a plurality of the analog signals; shifting means for shifting the stored analog signals; and converter means for generating digital output signals in response to the stored analog signals.
Claim 19
Dependent Claim 64 words
A memory system for storing analog information in response to digital input information, said system comprising: memory means for storing information, said memory means including (a) means for storing a plurality of analog signals and (b) means for shifting the stored analog signals, wherein the shifting of the stored analog signals degrades the stored analog signals; and means for refreshing the degraded analog signals.
Claim 20
Dependent Claim 64 words
A memory system for storing analog information in response to digital input information, said system comprising: memory means for storing information, said memory means including (a) means for storing a plurality of analog signals and (b) means for shifting the stored analog signals, wherein the shifting of the stored analog signals degrades the stored analog signals; and means for refreshing the degraded analog signals.
Claim 21
Dependent Claim 44 words
The memory system as set forth in claim 12 above, further comprising means for generating the analog signals stored in said memory means in response to a digital input signal and means for generating a digital output signal in response to refreshed analog signals.
Claim 22
Dependent Claim 80 words
A memory system for storing analog information in response to digital input information, said system comprising: means for generating digital input information; means for generating analog signals in response to the digital input information; memory means for storing information, said memory means including (a) means for storing the analog signals and (b) means for shifting the stored analog signals, wherein the shifting of the stored analog signals degrades the stored analog signals; and means for refreshing the degraded analog signals.
Claim 23
Dependent Claim 80 words
A memory system for storing analog information in response to digital input information, said system comprising: means for generating digital input information; means for generating analog signals in response to the digital input information; memory means for storing information, said memory means including (a) means for storing the analog signals and (b) means for shifting the stored analog signals, wherein the shifting of the stored analog signals degrades the stored analog signals; and means for refreshing the degraded analog signals.
Claim 24
Dependent Claim 72 words
A memory system for storing analog information, said system comprising: memory means for storing information, said memory means including (a) means for storing a plurality of analog signals and (b) means for shifting the stored analog signals, wherein the shifting of the stored analog signals degrades the stored analog signals; means for refreshing the degraded analog signals; and means for generating a digital output signal in response to the stored analog signals.
Claim 25
Dependent Claim 72 words
A memory system for storing analog information, said system comprising: memory means for storing information, said memory means including (a) means for storing a plurality of analog signals and (b) means for shifting the stored analog signals, wherein the shifting of the stored analog signals degrades the stored analog signals; means for refreshing the degraded analog signals; and means for generating a digital output signal in response to the stored analog signals.
Claim 26
Dependent Claim 33 words
A memory system comprising: memory means for storing a plurality of analog signals wherein the storing of the analog signals degrades the stored analog signals; and means for refreshing the degraded analog signals.
Claim 27
Dependent Claim 33 words
A memory system comprising: memory means for storing a plurality of analog signals wherein the storing of the analog signals degrades the stored analog signals; and means for refreshing the degraded analog signals.
Claim 28
Dependent Claim 96 words
A hybrid memory system for storing digital information in analog signal form, said system comprising: shiftable memory means for storing a plurality of analog signals, wherein the plurality of analog signals stored in said memory means includes a stored program; shifting means for shifting the stored analog signals; converter means for generating digital output signals in response to the stored analog signals, wherein the digital output signals from said converter means include stored program digital output signals; and a stored program digital computer for processing digital information under control of the stored program digital output signals.
Claim 29
Dependent Claim 96 words
A hybrid memory system for storing digital information in analog signal form, said system comprising: shiftable memory means for storing a plurality of analog signals, wherein the plurality of analog signals stored in said memory means includes a stored program; shifting means for shifting the stored analog signals; converter means for generating digital output signals in response to the stored analog signals, wherein the digital output signals from said converter means include stored program digital output signals; and a stored program digital computer for processing digital information under control of the stored program digital output signals.
Claim 30
Dependent Claim 74 words
The system as set forth in claim 1 above, further comprising a digital processor for processing digital information in response to the digital output signals from said converter means and an analog input circuit for generating analog signals in response to the processed digital information from said digital processor means, wherein said memory means includes means for storing the plurality of analog signals in response to the analog signals from said analog input circuit.
Claim 31
Dependent Claim 40 words
The system as set forth in claim 1 above, further comprising digital data processor means for generating the digital information to be stored in said memory means in analog signal form in response to processing of the digital output signals.
Claim 32
Dependent Claim 44 words
The system as set forth in claim 7 above, wherein said analog signal generating means includes a digital to analog converter for generating analog signals to be stored in said analog memory in response to the digital input signal generated with said input means.
Claim 33
Dependent Claim 43 words
The system as set forth in claim 7 above, further comprising a stored program digital computer operating in response to a stored program, wherein the analog signal stored in said memory means includes a stored program for said operating of said digital computer.
Claim 34
Dependent Claim 24 words
The system as set forth in claim 7 above, wherein said memory means includes an analog read only memory for storing the analog signals.
Claim 35
Dependent Claim 28 words
The system as set forth in claim 7 above, wherein said memory means is a charge transfer device memory for storing the analog signal as a charge signal.
Claim 36
Dependent Claim 29 words
The system as set forth in claim 7 above, wherein said memory means is an analog magnetic bubble memory for storing the analog signal in magnetic bubble signal form.
Claim 37
Dependent Claim 28 words
The system as set forth in claim 7 above, wherein said memory means is a magnetostrictive delay line memory for storing the analog signal as a magnetostrictive signal.
Claim 38
Dependent Claim 123 words
A memory system comprising: input means for generating a digital input signal; means for generating an analog signal in response to the digital input signal; memory means for storing the analog signal generated with said generating means, wherein said memory means includes means for shifting the stored analog signal and wherein the shifting of the stored analog signal degrades the stored analog signal; means for refreshing the degraded analog signal degraded by the shifting, said refreshing means including (a) means for generating an analog reference signal in response to the stored analog signal and (b) means for performing the refreshing in response to the analog reference signal; and converter means for generating a digital output signal in response to the stored analog signal.
Claim 39
Dependent Claim 123 words
A memory system comprising: input means for generating a digital input signal; means for generating an analog signal in response to the digital input signal; memory means for storing the analog signal generated with said generating means, wherein said memory means includes means for shifting the stored analog signal and wherein the shifting of the stored analog signal degrades the stored analog signal; means for refreshing the degraded analog signal degraded by the shifting, said refreshing means including (a) means for generating an analog reference signal in response to the stored analog signal and (b) means for performing the refreshing in response to the analog reference signal; and converter means for generating a digital output signal in response to the stored analog signal.
Claim 40
Dependent Claim 94 words
A memory system comprising: input means for generating a digital input signal; means for generating an analog signal in response to the digital input signal; memory means for storing the analog signal generated with said generating means; means for shifting the stored analog signal; converter means for generating a digital output signal in response to the stored analog signal; and means for generating a reference signal in response to the stored analog signal from said memory means and means for reducing amplitude degradation of the stored analog signal in response to the reference signal.
Claim 41
Dependent Claim 94 words
A memory system comprising: input means for generating a digital input signal; means for generating an analog signal in response to the digital input signal; memory means for storing the analog signal generated with said generating means; means for shifting the stored analog signal; converter means for generating a digital output signal in response to the stored analog signal; and means for generating a reference signal in response to the stored analog signal from said memory means and means for reducing amplitude degradation of the stored analog signal in response to the reference signal.
Claim 42
Dependent Claim 70 words
A memory system comprising: digital means for generating at least one digital input signal; means for generating analog signals in response to the digital input signal; memory means for storing a plurality of the analog signals; shifting means for shifting the stored analog signals; refresh means for reducing amplitude degradation of the stored analog signals; and converter means for generating digital output signals in response to the stored analog signals.
Claim 43
Dependent Claim 70 words
A memory system comprising: digital means for generating at least one digital input signal; means for generating analog signals in response to the digital input signal; memory means for storing a plurality of the analog signals; shifting means for shifting the stored analog signals; refresh means for reducing amplitude degradation of the stored analog signals; and converter means for generating digital output signals in response to the stored analog signals.
Claim 44
Dependent Claim 123 words
A memory system comprising: digital means for generating at least one digital input signal; means for generating analog signals in response to the digital input signal; memory means for storing a plurality of the analog signals; shifting means for shifting the stored analog signals; refresh means for reducing amplitude gradation of the stored analog signals, wherein said refresh means includes means for generating a digital number in response to at least one of the analog signals stored in said memory means, means for correcting the digital number to compensate for the signal degradation, and means for generating a corrected analog signal in response to the corrected digital number; and converter means for generating digital output signals in response to the stored analog signals.
Claim 45
Dependent Claim 123 words
A memory system comprising: digital means for generating at least one digital input signal; means for generating analog signals in response to the digital input signal; memory means for storing a plurality of the analog signals; shifting means for shifting the stored analog signals; refresh means for reducing amplitude gradation of the stored analog signals, wherein said refresh means includes means for generating a digital number in response to at least one of the analog signals stored in said memory means, means for correcting the digital number to compensate for the signal degradation, and means for generating a corrected analog signal in response to the corrected digital number; and converter means for generating digital output signals in response to the stored analog signals.
Claim 46
Dependent Claim 52 words
The system as set forth in claim 11 above, further comprising a digital processor for processing digital signals in response to the digital output signals generated with said converter means and means for storing analog signals in said memory means in response to the processing of digital signals with said processor means.
Claim 47
Dependent Claim 115 words
A memory system comprising: digital means for generating at least one digital input signal; means for generating analog signals in response to the digital input signal; memory means for storing a plurality of the analog signals; shifting means for shifting the stored analog signals; refresh means for reducing amplitude degradation of the stored analog signals, wherein said refresh means includes (a) means for generating a reference signal in response to at least one of the stored analog signals from said memory means and (b) means for reducing amplitude degradation of the stored analog signals in response to the reference signal; and converter means for generating digital output signals in response to the stored analog signals.
Claim 48
Dependent Claim 115 words
A memory system comprising: digital means for generating at least one digital input signal; means for generating analog signals in response to the digital input signal; memory means for storing a plurality of the analog signals; shifting means for shifting the stored analog signals; refresh means for reducing amplitude degradation of the stored analog signals, wherein said refresh means includes (a) means for generating a reference signal in response to at least one of the stored analog signals from said memory means and (b) means for reducing amplitude degradation of the stored analog signals in response to the reference signal; and converter means for generating digital output signals in response to the stored analog signals.
Claim 49
Dependent Claim 23 words
The system as set forth in claim 11 above, wherein said memory means includes a read only memory for storing the analog signals.
Claim 50
Dependent Claim 45 words
The system as set forth in claim 11 above, further comprising a stored program digital computer for processing information under control of a stored program, wherein the analog signals stored in said memory means include analog stored program signals for control of said digital computer.
Claim 51
Dependent Claim 77 words
A memory system comprising: digital means for generating at least one digital input signal; means for generating analog signals in response to the digital input signal; memory means for storing a plurality of the analog signals; shifting means for shifting the stored analog signals; converter means for generating digital output signals in response to the stored analog signals; and a digital processor for processing digital information in response to the digital output signals from said converter means.
Claim 52
Dependent Claim 77 words
A memory system comprising: digital means for generating at least one digital input signal; means for generating analog signals in response to the digital input signal; memory means for storing a plurality of the analog signals; shifting means for shifting the stored analog signals; converter means for generating digital output signals in response to the stored analog signals; and a digital processor for processing digital information in response to the digital output signals from said converter means.
Claim 53
Dependent Claim 66 words
The system as set forth in claim 11 above, further comprising a digital processor for processing digital information and an analog memory input circuit for generating an analog input signal in response to the processed digital information from said digital processor; wherein said memory means includes means for storing the plurality of analog signals in response to the analog input signal from said analog input circuit.

References Cited (Backward Citations)

US3772658A Cited
US3763480A Cited
US4092734A Cited
US3914748A Cited
US3991409A Cited
US3958210A Cited
US3986176A Cited
US4271488A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-03-19 1993-09-18 1994-03-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-03-19 1997-09-18 1998-03-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-03-19 2001-09-18 2002-03-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag