US4910161A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making a semiconductor memory device
Assignee: Mitsubishi Electric Corp
•
Filing: 1988-08-26
•
Granted: 1990-03-20
•
Expires: 2008-08-26
Abstract
Abstract A semiconductor memory comprises a p - -type semiconductor substrate (1), a p-type epitaxial layer (15) and p + -type epitaxial layers (16, 17) formed thereon, an n + -type region (6) formed on the p + -type epitaxial layer (16) to serve as a bit line, an n + -type region (5) formed on the p + -type epitaxial layer (17) to serve as a charge storage region and a gate electrode (9) formed on the p-type epitaxial layer (15) to serve as a word line. The p + -type epitaxial layers (16, 17) prevent passage of electrons within electron-hole pairs induced by alpha rays, to suppress occurrence of soft errors. The p-type epitaxial layer (15) defines a region corresponding to the channel region of a bus transistor, whereby the impurity concentration thereof can be easily controlled, to readily set the threshold voltage of the bus transistor at an appropriate level.
Inventors
- 👤 Kazutami Arimoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 10:06
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/30; H10B12/48; H10B12/482; H10D; H10D1/00; H10D1/60; H10D1/62; H10D1/66
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
161 words
A method of manufacturing a semiconductor memory comprising the steps of: preparing a first conductivity type semiconductor substrate (1); forming a first conductivity type first epitaxial layer (15) on said semiconductor substrate to be higher in impurity concentration than said semiconductor substrate; forming at least two first conductivity type first region (16, 17) being higher in impurity concentration than said first epitaxial layer to be separated by at least a portion of said first epitaxial layer defining a channel region; forming a first gate electrode (9) serving as word line on said portion of said first epitaxial layer defining said channel region; forming a second conductivity type second region (6) serving as a bit line on one of said first regions; forming a second conductivity type third region (5) serving as a charge storage region on the other one of said first regions; and forming a second gate electrode (8) for supplying constant voltage on said second conductivity type third region.
Claim 2
Independent Claim
161 words
A method of manufacturing a semiconductor memory comprising the steps of: preparing a first conductivity type semiconductor substrate (1); forming a first conductivity type first epitaxial layer (15) on said semiconductor substrate to be higher in impurity concentration than said semiconductor substrate; forming at least two first conductivity type first region (16, 17) being higher in impurity concentration than said first epitaxial layer to be separated by at least a portion of said first epitaxial layer defining a channel region; forming a first gate electrode (9) serving as word line on said portion of said first epitaxial layer defining said channel region; forming a second conductivity type second region (6) serving as a bit line on one of said first regions; forming a second conductivity type third region (5) serving as a charge storage region on the other one of said first regions; and forming a second gate electrode (8) for supplying constant voltage on said second conductivity type third region.
Claim 3
Dependent Claim
61 words
A method of manufacturing a semiconductor memory in accordance with claim 1, wherein said step of forming said first regions includes the steps of: partially removing said first epitaxial layer leaving said portion to define said channel region, and forming second epitaxial layers as said first regions in portions on said semiconductor substrate from which said first epitaxial layer is removed.
Claim 4
Dependent Claim
55 words
A method of manufacturing a semiconductor memory in accordance with claim 2, wherein said step of partially removing said first epitaxial layer includes the steps of: forming a masking material on said portion to define said channel region, and etching said first epitaxial layer to the surface of said semiconductor substrate through said masking material.
Claim 5
Dependent Claim
34 words
A method of manufacturing a semiconductor memory in accordance with claim 3, wherein said masking material is prepared by a substance which causes no Si epitaxial growth in formation of said second epitaxial layers.
Claim 6
Dependent Claim
22 words
A method of manufacturing a semiconductor memory in accordance with claim 4, wherein said masking material is prepared by SiO 2 .
Claim 7
Dependent Claim
29 words
A method of manufacturing a semiconductor memory in accordance with claim 2, wherein said second epitaxial layers are grown to be identical in thickness to said first epitaxial layer.
Claim 8
Dependent Claim
42 words
A method of manufacturing a semiconductor memory in accordance with claim 1, wherein said steps of forming said second and third regions include the step of: implanting impurity by a self alignment process by using said first gate electrode as a mask.
Claim 9
Dependent Claim
45 words
A method of manufacturing a semiconductor memory in accordance with claim 1, wherein said step of forming said first regions includes the step of: ion-implanting first conductivity type impurity in portions of said first epitaxial layer other than said portion to define said channel region.
Claim 10
Dependent Claim
82 words
A method of manufacturing a semiconductor memory in accordance with claim 1, wherein said first conductivity type semiconductor substrate is 10 15 cm -3 in impurity concentration, said first conductivity type first epitaxial layer is 10 15 to 10 16 cm -3 in impurity concentration, said first conductivity type first regions are 10 16 to 10 18 cm -3 in impurity concentration, and said second conductivity type second and third regions are 10 18 to 10 20 cm -3 in impurity concentration.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-03-19 | 1993-09-18 | 1994-03-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-03-19 | 1997-09-18 | 1998-03-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-03-19 | 2001-09-18 | 2002-03-20 | $7700.00 | Window Closed / Lapsed |