Patent US4908332A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4908332A Expired / Lapsed US ⏱️ 0.0 years remaining

Process for making metal-polysilicon double-layered gate

Assignee: Industrial Technology Research Institute
•
Filing: 1989-05-04
•
Granted: 1990-03-13
•
Expires: 2009-05-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A process for reducing gate sheet resistance in VSLI devices employs planarization and metal refilling to produce a gate of layers of polysilicon and pure metal. The polysilicon underlayer maintains the characteristics of a polysilicon gate and the metal layer reduces the gate sheet resistance. The process includes the etching back of the planarized dielectric (6) to expose the top surface of the polysilicon gate (3), the etching of the polysilicon to form a groove, and the filling of the groove with a metal, e.g. W, by selective or blanket CVD.

Inventors

  • 👤 Neng-Wei Wu

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 23:07
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01304; H10D64/01306; H10D64/01308; H10D64/01312

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 109 words
A process for forming a double-layered gate interconnect on a substrate, comprising: (1) forming a recess isolation structure on the substrate; (2) forming a polysilicon gate interconnect layer on the substrate; (3) forming source and drain regions on the substrate; (4) depositing a planarized dielectric layer on the gate interconnect and the source and drain regions; (5) etching back the planarized dielectric layer to the expose top surface of the polysilicon gate interconnect layer; (6) partially etching the polysilicon gate interconnect to form a groove; and (7) filling the groove with a metal gate interconnect layer to abut the polysilicon gate interconnect layer to form a double-layered gate interconnect.
Claim 2
Dependent Claim 109 words
A process for forming a double-layered gate interconnect on a substrate, comprising: (1) forming a recess isolation structure on the substrate; (2) forming a polysilicon gate interconnect layer on the substrate; (3) forming source and drain regions on the substrate; (4) depositing a planarized dielectric layer on the gate interconnect and the source and drain regions; (5) etching back the planarized dielectric layer to the expose top surface of the polysilicon gate interconnect layer; (6) partially etching the polysilicon gate interconnect to form a groove; and (7) filling the groove with a metal gate interconnect layer to abut the polysilicon gate interconnect layer to form a double-layered gate interconnect.
Claim 3
Dependent Claim 20 words
The process for forming a double-layered gate interconnect of claim 1 comprising depositing the planarized dielectric layer by spin-on-glass coating.
Claim 4
Dependent Claim 20 words
The process for forming a double-layered gate interconnect of claim 1 comprising depositing the planarized dielectric layer by photoresist etchback.
Claim 5
Dependent Claim 26 words
The process for forming a double-layered gate interconnect of claim 1 comprising filling the metal gate interconnect layer in the groove by selective chemical vapor deposition.
Claim 6
Dependent Claim 28 words
The process for forming a double-layered gate interconnect of claim 1 comprising filling the metal gate interconnect layer in the groove by etchback after blanket chemical vapor deposition.
Claim 7
Dependent Claim 42 words
The process for forming a double-layered gate interconnect of claim 1 wherein the metal gate interconnect is made of a material selected from the group consisting of Tungsten (W), Titanium (Ti), Tantalum (Ta), Cobalt (Co), Chromium (Cr), Platinum (Pt) and Aluminum (Al).

References Cited (Backward Citations)

US4514233A Cited
US4616401A Cited
US4728620A Cited
US4755478A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-03-12 1993-09-11 1994-03-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-03-12 1997-09-11 1998-03-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-03-12 2001-09-11 2002-03-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag