Patent US4905183A successfully refreshed from Google Patents.
US4905183A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Pattern generator having plural pattern generating units executing instructions in parallel
Assignee: Hitachi Ltd
•
Filing: 1987-07-29
•
Granted: 1990-02-27
•
Expires: 2007-07-29
Abstract
Abstract A pattern generator permitting to output patterns at high speed and having an operating function, which is suitable for generating test patterns for memory ICs. Although it was known heretofore to increase the operating speed by operating a plurality of pattern generators, for which patterns were generated from memories, in which patterns were previously stored, in parallel, it was not possible to operate pattern generators having an operating function in parallel. A method, by which the order of execution of operation processing instructions is assigned to each of the pattern generators and operation processing instructions are accumulated and allows patterns to be generated at high speed by means of a pattern generator having an operating function. Specifically, the operating processing instructions are grouped and rearranged such that all the pattern generators execute instructions in parallel.
Inventors
- 👤 Ikuo Kawaguchi
- 👤 Shuji Kikuchi
- 👤 Chisato Hamabe
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 19:40
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/38; G06F7/48; G06F7/544; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/319; G01R31/31917; G01R31/31919; G01R31/31921
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
187 words
A pattern generator for executing a series of input or original operation processing instructions input thereto to generate a test pattern, comprising: first to N-th pattern generator units each including arithmetic logical operation means for executing a series of operation processing instructions; sequential output circuit means, coupled to outputs of said first to N-th pattern generator units and responsive to clock pulses, for sequentially selecting one of the outputs of said first to N-th pattern generator units in synchronism with said clock pulses, said sequentially selected outputs providing said test pattern; and memory means disposed in each of said first to N-th pattern generator units and connected to respective arithmetic logical operation means, for storing information including a series of new operation processing instructions, each of said new operation processing instructions being obtained by putting together operation processing instructions, N by N, taken from said series of input or original operation processing instructions and stored in an order according to which said series of input or original operation processing instructions are to be executed if said series of input or original operation processing instructions were serially executed.
Claim 2
Dependent Claim
187 words
A pattern generator for executing a series of input or original operation processing instructions input thereto to generate a test pattern, comprising: first to N-th pattern generator units each including arithmetic logical operation means for executing a series of operation processing instructions; sequential output circuit means, coupled to outputs of said first to N-th pattern generator units and responsive to clock pulses, for sequentially selecting one of the outputs of said first to N-th pattern generator units in synchronism with said clock pulses, said sequentially selected outputs providing said test pattern; and memory means disposed in each of said first to N-th pattern generator units and connected to respective arithmetic logical operation means, for storing information including a series of new operation processing instructions, each of said new operation processing instructions being obtained by putting together operation processing instructions, N by N, taken from said series of input or original operation processing instructions and stored in an order according to which said series of input or original operation processing instructions are to be executed if said series of input or original operation processing instructions were serially executed.
Claim 3
Dependent Claim
61 words
A pattern generator according to claim 1, wherein when said series of input or original operation processing instructions includes a loop and/or repetition instructions, said loop and/or repetition instructions are rearranged, prior to execution thereof by the pattern generator units, so that the number of instruction steps within each of said loop and/or repetition instructions is an integer divisible by N.
Claim 4
Dependent Claim
73 words
A pattern generator according to claim 1, further comprising means disposed in each pattern generator unit, for controlling said arithmetic logical operation means, said control means including second memory means for storing an instruction controlling an order of executing said new operation processing instructions; a program counter for generating read addresses of said second memory means; and a control unit for interpreting the order control instruction read out of said second memory means.
Claim 5
Dependent Claim
45 words
A pattern generator according to claim 1, wherein said arithmetic logic operation means comprises an arithmetic operating circuit, operating registers, in which outputs from said arithmetic operating circuit are stored, and a constant data register supplying constants necessary for operations to said arithmetic operation circuit.
Claim 6
Dependent Claim
50 words
A pattern generator according to claim 4, further comprising an auxiliary register coupled to said constant data register, wherein values obtained by adding and subtracting n (n is an integer satisfying 0≦n≦N) to and from the value held by said constant data register are being set in said auxiliary register.
References Cited (Backward Citations)
JPS5412657A
Cited
JPS5436055A
Cited
US4369511A
Cited
JPS5752679A
Cited
US4460999A
Cited
US4555663A
Cited
US4639919A
Cited
US4670879A
Cited
US4744047A
Cited
US4759021A
Cited
US4788684A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-02-26 | 1993-08-28 | 1994-02-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-02-26 | 1997-08-28 | 1998-02-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-02-26 | 2001-08-28 | 2002-02-27 | $7700.00 | Window Closed / Lapsed |