Patent US5213934A successfully refreshed from Google Patents.
Patent US4904963A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4904963A Expired / Lapsed US ⏱️ 0.0 years remaining

Staggered quadrature phase shift keyed laser modulator

Assignee: McDonnell Douglas Corp
•
Filing: 1988-11-16
•
Granted: 1990-02-27
•
Expires: 2008-11-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A staggered quadrature phase shift keyed modulator which avoids the need for timing circuits. Three phase modulators serially change the phase of a laser beam so that it may sequentially have a total phase shift of pi , pi /2, 0, - pi /2. The input signal is divided into two pulse trains, one of which is delayed to provide the stagger. The two pulse trains are logically combined to form three control signals for the modulators.

Inventors

  • 👤 Jeffrey R. Heidel

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 08:15
CPC Classifications
H; H04; H04L; H04L27/00; H04L27/18; H04L27/20; H04L27/2096

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 103 words
An optical modulator having an electronic signal input and an optical output comprising: a shift register receiving said input and producing a first output and a second output; a delay line connected to said first output to produce a delayed output; logic means connected to said delayed output said second output for producing a plurality of control signals; a plurality of optical phase modulators, each controlled by one of said control signals, which change the phase of light traveling therethrough; a light source producing a light beam which serially passes through each of said phase modulators to produce a phase shifted optical output.
Claim 2
Dependent Claim 103 words
An optical modulator having an electronic signal input and an optical output comprising: a shift register receiving said input and producing a first output and a second output; a delay line connected to said first output to produce a delayed output; logic means connected to said delayed output said second output for producing a plurality of control signals; a plurality of optical phase modulators, each controlled by one of said control signals, which change the phase of light traveling therethrough; a light source producing a light beam which serially passes through each of said phase modulators to produce a phase shifted optical output.
Claim 3
Dependent Claim 16 words
The modulator of claim 1, wherein the number of phase modulators and control signals is 3.
Claim 4
Dependent Claim 22 words
The modulator of claim 1, wherein said logic means includes a driver connected between each control signal and its corresponding phase modulator.
Claim 5
Dependent Claim 23 words
The modulator of claim 1, wherein said shift register causes the input pulses to be alternately assigned to said first and second outputs.
Claim 6
Dependent Claim 18 words
The modulator according to claim 1, wherein said delay means causes a delay of one-half of one bit.
Claim 7
Dependent Claim 17 words
The modulator according to claim 1, wherein the modulation is a staggered quadrature phase shift keyed modulation.
Claim 8
Dependent Claim 75 words
The modulator according to claim 1, wherein said logic means includes a direct connection between said second output and a first control signal, a first AND gate having inputs connected to said delayed output and said second output to produce a second control signal, and a second AND gate having one input connected to said delayed output and a second input connected to said second output through an inverter to produce a third control signal.
Claim 9
Dependent Claim 36 words
A modulator according to claim 1, wherein a first phase modulator produces a phase shift of π/2, a second modulator produces a phase shift of π/2 and a third modulator produces a phase shift of -π/2.
Claim 10
Dependent Claim 37 words
A modulator according to claim 8, wherein the total phase shift applied to the light beam sequentially follows the pattern π, π/2, 0, -π/2 with each change occurring at one-half a bit period of the input signal.

References Cited (Backward Citations)

US3131363A Cited
US3242262A Cited
US4649549A Cited
US4773084A Cited
US4725844A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-02-26 1993-08-28 1994-02-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-02-26 1997-08-28 1998-02-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-02-26 2001-08-28 2002-02-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag