US4899309A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Current sense circuit for a ROM system
Assignee: Oki Electric Industry Co Ltd
•
Filing: 1988-07-28
•
Granted: 1990-02-06
•
Expires: 2008-07-28
Abstract
Abstract In a current sense circuit for detecting a read current from a selected memory cell in a memory cell matrix of a ROM, each of a first series circuit and a second series circuit comprises: a current supply means having a first main electrode connected to a power supply; a first MOS FET having a first main electrode connected to the second main electrode of the current supply means; and a second MOS FET having a first main electrode connected to the second main electrode of the first MOS FET, a second main electrode connected to a second power supply, and a gate electrode connected to the first main electrode of the first MOS FET. The gate electrode of the first and the second MOS FETs of the reference voltage generator are connected together; the gate electrodes of the first MOS FETs of the first and second series circuits are connected together; and the ratio of the current driving capability between the first MOS FET of the first series circuit and the first MOS FET of the second series circuit is substantially equal to the ratio of the current driving capability between the second MOS FET of the first series circuit and the second MOS FET of the second series circuit.
Inventors
- 👤 Shooji Kitazawa
- 👤 Hiroshi Kuwabara
- 👤 Teruhiro Harada
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 22:53
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/06; G11C16/00; G11C16/02; G11C16/06; G11C16/26; G11C16/28
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
223 words
A current sense circuit for detecting a read current from a selected memory cell in a memory cell matrix of a ROM, comprising: a first series circuit and a second series circuit, each comprising: a current supply means having a first main electrode connected to a power supply and a second main electrode; a first MOS FET having a first main electrode connected to the second main electrode of said current supply means, a second main electrode and a gate electrode; and a second MOS FET having a first main electrode connected to the second main electrode of said first MOS FET, a second main electrode connected to a second power supply, and gate electrode connected to the first main electrode of said first MOS FET; wherein the gate electrode of said first and said second MOS FETs of said reference voltage generator are connected together; the gate electrodes of said first MOS FETs of said first and second series circuits are connected together; and the ratio of the current driving capability between said first MOS FET of said first series circuit and said first MOS FET of said second series circuit is substantially equal to the ratio of the current driving capability between said second MOS FET of said first series circuit and said second MOS FET of said second series circuit.
Claim 2
Dependent Claim
223 words
A current sense circuit for detecting a read current from a selected memory cell in a memory cell matrix of a ROM, comprising: a first series circuit and a second series circuit, each comprising: a current supply means having a first main electrode connected to a power supply and a second main electrode; a first MOS FET having a first main electrode connected to the second main electrode of said current supply means, a second main electrode and a gate electrode; and a second MOS FET having a first main electrode connected to the second main electrode of said first MOS FET, a second main electrode connected to a second power supply, and gate electrode connected to the first main electrode of said first MOS FET; wherein the gate electrode of said first and said second MOS FETs of said reference voltage generator are connected together; the gate electrodes of said first MOS FETs of said first and second series circuits are connected together; and the ratio of the current driving capability between said first MOS FET of said first series circuit and said first MOS FET of said second series circuit is substantially equal to the ratio of the current driving capability between said second MOS FET of said first series circuit and said second MOS FET of said second series circuit.
Claim 3
Dependent Claim
29 words
A current sense circuit according to claim 1, wherein each of said first and second MOS FETs of said second series circuit comprise a parallel connection of MOS FETs.
Claim 4
Dependent Claim
34 words
A current sense circuit according to claim 2, wherein said first main electrode of said second MOS FET of said first series circuit is connected to the data line of the memory cell array.
Claim 5
Dependent Claim
35 words
A current sense circuit according to claim 3, wherein the first main electrode of said second MOS FET of said second series circuit is connected to the dummy data line of the memory cell array.
Claim 6
Dependent Claim
35 words
A current sense circuit according to claim 1, wherein the first main electrode of said second MOS FET of said second series circuit is connected to the dummy data line of the memory cell array.
Claim 7
Dependent Claim
57 words
A current sense circuit according to claim 1, wherein said first main electrode of said first MOS FET of said first series circuit is connected to one input of a differential amplifier and said first main electrode of said first MOS FET of said second series circuit is connected to the other input of the differential amplifier.
Claim 8
Dependent Claim
40 words
A current sense circuit according to claim 1, further comprising a reference voltage generating circuit providing a reference generator of a substantially fixed value to said gate electrodes of said first MOS FETs of said first and second series circuits.
Claim 9
Dependent Claim
205 words
A current sense circuit according to claim 7, wherein said reference voltage generating circuit comprises: a current supply means having a first main electrode connected to a power supply and a second main electrode; a first MOS FET having a first main electrode connected to the second main electrode of said current supply means, a second main electrode and a gate electrode; and a second MOS FET having a first main electrode connected to the second main electrode of said first MOS FET, a second main electrode connected to a second power supply, and a gate electrode connected to the first main electrode of said first MOS FET; wherein the gate electrode of said first and said second MOS FETs of said reference voltage generator are connected together; the gate electrodes of said first MOS FETs of said first and second series circuits are connected together; and the ratio of the current driving capability between said first MOS FET of said first series circuit and said first MOS FET of said second series circuit is substantially equal to the ratio of the current driving capability between said second MOS FET of said first series circuit and said second MOS FET of said second series circuit.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-02-05 | 1993-08-07 | 1994-02-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-02-05 | 1997-08-07 | 1998-02-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-02-05 | 2001-08-07 | 2002-02-06 | $7700.00 | Window Closed / Lapsed |