Patent US4897640A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4897640A Expired / Lapsed US ⏱️ 0.0 years remaining

Method and electrical circuit for the reliable detection of process states within freely couplable units

Assignee: Licentia Patent Verwaltungs GmbH
•
Filing: 1988-05-02
•
Granted: 1990-01-30
•
Expires: 2008-05-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An arrangement for reliably detecting process states within freely couplable units each controlled by a computer. Each one of n couplable units forms its own internal signal current loop including a controllable current source and at least two current detection members and series connected process contacts actuated by the process. If a plurality of such units are coupled together, the internal signal current loops of these units are electrically separated and common signal current loops are formed for identical processes so as to pass through all units. Each current source belonging to a unit and its current detection members can be bridged by a subloop which can be activated for test purposes by means of a switch, with the position of the switch being monitored with respect to safety by predetermined tests employing additional, position specific current loops.

Inventors

  • 👤 Klaus Rapoen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 20:15
CPC Classifications
G; G05; G05B; G05B23/00; G05B23/02; G05B23/0205; G05B23/0218; G05B23/0256; B; B60; B60L; B60L15/00; B60L15/42; B60L3/00; B60L3/12; B60L2200/00; B60L2200/26

Claims Analysis

Total Claims: 17
Claim 1
Independent Claim 190 words
An arrangement for monitoring states of a process within freely couplable units, comprising: a plurality of internal signal current loops, at least a corresponding one of which is internal to each of the units, each loop including a controllable current source and at least associated current detectors and series connected switches actuated by the process; means for opening said internal signal current loops when the units are coupled together, and forming a closed common signal current loop passing through all of the coupled units, said common loop having the series connected switches and current sources therein and having the current detectors therein, so as to be actuated by the process; a plurality of subloops, each subloop corresponding to one of said controllable current sources and bridging the current source and associated current detectors, each subloop having switch means for actuating the subloop so that the subloop current in the subloop is defined by the respective current source; and means for monitoring said switch means, said monitoring means including means, having additional, position specific current loops, for monitoring said switch means by predetermined tests employing said additional, position specific current loops.
Claim 2
Dependent Claim 190 words
An arrangement for monitoring states of a process within freely couplable units, comprising: a plurality of internal signal current loops, at least a corresponding one of which is internal to each of the units, each loop including a controllable current source and at least associated current detectors and series connected switches actuated by the process; means for opening said internal signal current loops when the units are coupled together, and forming a closed common signal current loop passing through all of the coupled units, said common loop having the series connected switches and current sources therein and having the current detectors therein, so as to be actuated by the process; a plurality of subloops, each subloop corresponding to one of said controllable current sources and bridging the current source and associated current detectors, each subloop having switch means for actuating the subloop so that the subloop current in the subloop is defined by the respective current source; and means for monitoring said switch means, said monitoring means including means, having additional, position specific current loops, for monitoring said switch means by predetermined tests employing said additional, position specific current loops.
Claim 3
Dependent Claim 38 words
An arrangement as in claim 1, wherein each subloop comprises means for bypassing common loop current around the current source and associated current detectors and through the switch means when said subloop is actuated by said switch means.
Claim 4
Dependent Claim 41 words
An arrangement as in claim 1, further comprising computer means for controlling the switch means and the current source for each internal loop to provide a predetermined subloop current in each subloop when the subloop is actuated by the switch means.
Claim 5
Dependent Claim 62 words
An arrangement as in claim 1, further comprising for each unit, a computer means and two positively guided operational switches in said position specific current loops and a positively controlled signal evaluation relay, responsive to a signal evaluation signal from said computer means, for closing said switch means and opening said position specific current loops so as to perform said predetermined tests.
Claim 6
Dependent Claim 47 words
An arrangement as in claim 4, further comprising an evaluation circuit, said computer means including input card, wherein said monitoring means includes means for performing the predetermined tests as on-line tests, the on-line tests including tests of the evaluation circuit and data paths of the input cards.
Claim 7
Dependent Claim 222 words
An arrangement for monitoring states of processes within each of a plurality of freely couplable units, comprising: pluralities of internal signal current loops, internal to respective ones of the units, each loop internal to one of the units being associated with a respective one of the processes and including a controllable current source and at least associated current detectors and series connected switches actuated by the respective process; means for opening said internal signal current loops when the units are coupled together and forming closed common signal current loops associated with a respective one of the processes and passing through all of the coupled units, said common loops each having the series connected switches and the current sources therein, and having the current detectors therein so as to be actuated by the associated process; a plurality of subloops, each subloop corresponding to one of said controllable current sources and bridging the current source and associated current detectors, each subloop having source and associated current detectors, each subloop having switch means for actuating the subloop so that the subloop current in the subloop is defined by the respective current source; and means for monitoring the switch means, said monitoring means including means, having additional position specific current loops, for monitoring said switch means by predetermined tests employing said additional, position specific current loops.
Claim 8
Dependent Claim 222 words
An arrangement for monitoring states of processes within each of a plurality of freely couplable units, comprising: pluralities of internal signal current loops, internal to respective ones of the units, each loop internal to one of the units being associated with a respective one of the processes and including a controllable current source and at least associated current detectors and series connected switches actuated by the respective process; means for opening said internal signal current loops when the units are coupled together and forming closed common signal current loops associated with a respective one of the processes and passing through all of the coupled units, said common loops each having the series connected switches and the current sources therein, and having the current detectors therein so as to be actuated by the associated process; a plurality of subloops, each subloop corresponding to one of said controllable current sources and bridging the current source and associated current detectors, each subloop having source and associated current detectors, each subloop having switch means for actuating the subloop so that the subloop current in the subloop is defined by the respective current source; and means for monitoring the switch means, said monitoring means including means, having additional position specific current loops, for monitoring said switch means by predetermined tests employing said additional, position specific current loops.
Claim 9
Independent Claim 302 words
A method of performing tests on an arrangement for monitoring states of processes within each of a plurality of freely couplable units, the arrangement comprising pluralities of internal signal current loops, internal to respective ones of the units, each loop internal to one of the units being associated with a respective one of the processes and including a controllable current source and at least associated current detectors and series connected switches actuated by the respective process; means for opening said internal signal current loop when the units are coupled and forming closed common signal current loops associated with a respective one of the processes and passing through all of the coupled units, the common loops each having the series connected switches and the current sources therein, and having the current detectors therein so as to be actuated by the associated process; a plurality of subloops, each subloop corresponding to one of the controllable current sources and bridging the current source and associated current detectors, each subloop having switch means for actuating the subloop so that the subloop current in the subloop is defined by the respective current source; and means for monitoring the switch means, the monitoring means including means, having additional, position specific current loops, for monitoring the switch means by predetermined tests employing said additional, position specific current loops, the method comprising the steps of: performing the predetermined tests on-line with respect to specific subloops during process compilation of associated processes; and while performing the predetermined tests, feeding a fixed continuous logic signal to the current sources so that the current sources provide current to the respective subloops, and supplying the two additional current loops with clock pulses in dynamically alternating sequences of logic 1's and 0's which must be recognized, from two alternating working non-failsafe outputs of the computer.
Claim 10
Independent Claim 302 words
A method of performing tests on an arrangement for monitoring states of processes within each of a plurality of freely couplable units, the arrangement comprising pluralities of internal signal current loops, internal to respective ones of the units, each loop internal to one of the units being associated with a respective one of the processes and including a controllable current source and at least associated current detectors and series connected switches actuated by the respective process; means for opening said internal signal current loop when the units are coupled and forming closed common signal current loops associated with a respective one of the processes and passing through all of the coupled units, the common loops each having the series connected switches and the current sources therein, and having the current detectors therein so as to be actuated by the associated process; a plurality of subloops, each subloop corresponding to one of the controllable current sources and bridging the current source and associated current detectors, each subloop having switch means for actuating the subloop so that the subloop current in the subloop is defined by the respective current source; and means for monitoring the switch means, the monitoring means including means, having additional, position specific current loops, for monitoring the switch means by predetermined tests employing said additional, position specific current loops, the method comprising the steps of: performing the predetermined tests on-line with respect to specific subloops during process compilation of associated processes; and while performing the predetermined tests, feeding a fixed continuous logic signal to the current sources so that the current sources provide current to the respective subloops, and supplying the two additional current loops with clock pulses in dynamically alternating sequences of logic 1's and 0's which must be recognized, from two alternating working non-failsafe outputs of the computer.
Claim 11
Dependent Claim 30 words
A method as in claim 7, wherein the two additional current loops are fed with the dynamically alternating sequences of logic 1's and 0's with a keying ratio of 1:1.
Claim 12
Dependent Claim 28 words
A method as in claim 8, wherein the clock pulses have a period which is adjustable and lies in the range of a few milliseconds and several seconds.
Claim 13
Dependent Claim 29 words
A method as in claim 8, further comprising the step of adjusting the clock pulses to have a period in the range of a few milliseconds to several seconds.
Claim 14
Dependent Claim 28 words
A method as in claim 7, wherein the clock pulses have a period which is adjustable and lies in the range of a few milliseconds and several seconds.
Claim 15
Dependent Claim 29 words
A method as in claim 7, further comprising the step of adjusting the clock pulses to have a period in the range of a few milliseconds to several seconds.
Claim 16
Dependent Claim 72 words
A method as in claim 7, including the step of: while performing an on-line test with the computer, activating the associated subloop periodically to take the associated unit out of process compilation with respect to the associated process and testing by way of the subloop and the controllable current source therein, the failsafe signals within the malfunction disclosure time without influencing the process compilation and the on-line test of further coupled units.
Claim 17
Dependent Claim 34 words
A method as in claim 13, wherein the on-line test also includes testing of an evaluation circuit including the respective detector members and current source, and data paths of input cards of the computer.

References Cited (Backward Citations)

US4651317A Cited
EP0122007A1 Cited
US4656586A Cited
US4627055A Cited
US4777330A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-01-29 1993-07-31 1994-01-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-01-29 1997-07-31 1998-01-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-01-29 2001-07-31 2002-01-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag