US4896260A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data processor having integrated circuit memory refresh
Assignee: Individual
•
Filing: 1989-04-24
•
Granted: 1990-01-23
•
Expires: 2009-04-24
Abstract
Abstract An improved data processor architecture is provided having integrated circuit (IC) memories. Provision is made for dynamic memories with a memory refresh arrangement. Memory refresh is provided in response to instruction execution, synchronized with computer control signals to minimize contention or conflicts with computer operations and to share control circuitry.
Inventors
- 👤 Gilbert P. Hyatt
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 01:11
CPC Classifications
B; B60; B60R; B60R16/00; B60R16/02; B60R16/037; B60R16/0373; F; F21; F21V; F21V23/00; G; G01; G01S; G01S15/00; G01S15/88; G01S15/89; G01S15/8906; G01S15/8965; G01S15/897; G01S15/8977; G01S7/00; G01S7/52; G01S7/52017; G01S7/52023; G01S7/52025; G01S7/52026; G02; G02F; G02F1/00; G02F1/01; G02F1/13; G02F1/133; G02F1/13306; G02F1/13318; G03; G03F; G03F9/00; G03F9/70; G03F9/7049; G03F9/7088; G04; G04G; G04G99/00; G04G99/006; G05; G05B; G05B19/00; G05B19/02; G05B19/18; G05B19/19; G05B19/33; G05B19/35; G05B19/351; G05B19/408; G05B19/4083; G05B19/4086; G05B19/409; G05B19/4093; G05B19/414; G05B19/4142; G06; G06F; G06F13/00; G06F13/10; G06F13/12; G06F13/14; G06F13/16; G06J; G06J1/00; G07; G07G; G07G1/00; G07G1/12; G10; G10L; G10L19/00; G11; G11C; G11C11/00; G11C11/56; G11C11/565; G11C16/00; G11C16/02; G11C16/06; G11C16/34; G11C16/3418; G11C16/3431; G11C19/00; G11C19/28; G11C19/287; G11C19/34; G11C19/36; G11C27/00; G11C27/02; G11C27/024; G11C27/04; G05B2219/00; G05B2219/30; G05B2219/33; G05B2219/33182; G05B2219/34; G05B2219/34023; G05B2219/34098; G05B2219/34471; G05B2219/34472; G05B2219/35; G05B2219/35262; G05B2219/35263; G05B2219/35373; G05B2219/35431; G05B2219/35436; G05B2219/35453; G05B2219/35472; G05B2219/35554; G05B2219/36; G05B2219/36152; G05B2219/36333; G05B2219/36366; G05B2219/36379; G05B2219/36503; G05B2219/36546; G05B2219/41; G05B2219/41021; G05B2219/42; G05B2219/42237; G05B2219/45; G05B2219/45214; G05B2219/45215; G05B2219/49; G05B2219/49221; G05B2219/50; G05B2219/50047; G05B2219/50048; G05B2219/50083; G05B2219/50151; G11C7/00; G11C7/16; Y; Y02; Y02P; Y02P90/00; Y02P90/02
Claims Analysis
Total Claims: 119
Claim 1
Independent Claim
117 words
An integrated circuit digital processing system comprising: an integrated circuit dynamic memory storing digital data; an integrated circuit digital processor coupled to the integrated circuit dynamic memory and processing the digital data stored by said integrated circuit dynamic memory; an integrated circuit control circuit periodically generating a refresh signal to command refresh of the digital data stored by said integrated circuit dynamic memory; and an integrated circuit refresh circuit coupled to said integrated circuit dynamic memory and coupled to said integrated circuit control circuit and refreshing the digital data stored by said integrated circuit dynamic memory in response to the refresh signal without conflict with the processing of the digital data by said integrated circuit digital processor.
Claim 2
Dependent Claim
117 words
An integrated circuit digital processing system comprising: an integrated circuit dynamic memory storing digital data; an integrated circuit digital processor coupled to the integrated circuit dynamic memory and processing the digital data stored by said integrated circuit dynamic memory; an integrated circuit control circuit periodically generating a refresh signal to command refresh of the digital data stored by said integrated circuit dynamic memory; and an integrated circuit refresh circuit coupled to said integrated circuit dynamic memory and coupled to said integrated circuit control circuit and refreshing the digital data stored by said integrated circuit dynamic memory in response to the refresh signal without conflict with the processing of the digital data by said integrated circuit digital processor.
Claim 3
Dependent Claim
273 words
An integrated circuit digital processing system as set forth in claim 1, wherein said integrated circuit digital processor is a stored program integrated circuit digital processor for processing the digital data stored by said integrated circuit dynamic memory in response to a stored program, wherein said integrated circuit digital processor includes an integrated circuit read only memory for storing a program having a plurality of computer instructions, wherein said integrated circuit dynamic memory includes an integrated circuit dynamic MOS-FET shift register memory for storing the digital data, wherein said integrated circuit refresh circuit includes a shift register recirculation circuit for refreshing the digital data stored by said integrated circuit dynamic MOS-FET shift register memory by recirculating the digital data in response to a refresh signal, wherein said integrated circuit digital processor includes an instruction execution circuit for processing the digital data stored by said integrated circuit dynamic MOS-FET shift register memory by executing the computer instructions stored by said integrated circuit read only memory, wherein said integrated circuit control circuit includes a micro-operation circuit for periodically generating the refresh signal at a particular micro-operation word time to command the integrated circuit refresh circuit to refresh said integrated circuit dynamic MOS-FET shift register memory without conflict with the processing of the digital data by said integrated circuit digital processor at other micro-operation word times, and wherein said integrated circuit control circuit includes a disable circuit for discontinuing processing of the digital data stored by said dynamic memory during the particular micro-operation word time to refresh said dynamic MOS-FET shift register memory in response to the refresh signal generated by said integrated circuit control circuit.
Claim 4
Dependent Claim
246 words
An integrated circuit digital processing system as set forth in claim 1, wherein said integrated circuit digital processor is a stored program integrated circuit digital processor for processing the digital data stored by said integrated circuit dynamic memory under control of a stored program, wherein said integrated circuit dynamic memory includes an integrated circuit dynamic random access memory for storing the digital data, wherein said integrated circuit dynamic random access memory includes memory locations for storing a program having a plurality of computer instructions, wherein said integrated circuit refresh circuit includes a random access memory refresh circuit for refreshing the digital data and the computer instructions stored by said integrated circuit dynamic random access memory, wherein said integrated circuit digital processor includes an instruction execution circuit for processing the digital data stored by said integrated circuit dynamic random access memory by executing the computer instructions stored by said integrated circuit random access memory, wherein said integrated circuit control circuit is arranged to periodically generate the refresh signal to command the integrated circuit refresh circuit to refresh said integrated circuit dynamic random access memory without conflict with the processing of the digital data by said integrated circuit digital processor, and wherein said integrated circuit control circuit includes a disable circuit for inhibiting processing of the digital data stored by said dynamic memory during the particular micro-operation word time that said dynamic memory is refreshed in response to the refresh signal generated by said integrated circuit control circuit.
Claim 5
Dependent Claim
167 words
An integrated circuit digital processing system comprising: an integrated circuit dynamic memory storing digital data; an integrated circuit digital processor coupled to the integrated circuit dynamic memory and processing the digital data stored by said integrated circuit dynamic memory; an integrated circuit control circuit periodically generating a refresh signal to command refresh of the digital data stored by said integrated circuit dynamic memory; an integrated circuit refresh circuit coupled to said integrated circuit dynamic memory and coupled to said integrated circuit control circuit and refreshing the digital data stored by said integrated circuit dynamic memory in response to the refresh signal without conflict with the processing of the digital data by said integrated circuit digital processor; and a disable circuit coupled to said integrated circuit digital processor and to said integrated circuit control circuit to disable the processing by said integrated circuit digital processor of the digital data stored by said integrated circuit dynamic memory during refreshing of said dynamic memory in response to the refresh signal.
Claim 6
Dependent Claim
167 words
An integrated circuit digital processing system comprising: an integrated circuit dynamic memory storing digital data; an integrated circuit digital processor coupled to the integrated circuit dynamic memory and processing the digital data stored by said integrated circuit dynamic memory; an integrated circuit control circuit periodically generating a refresh signal to command refresh of the digital data stored by said integrated circuit dynamic memory; an integrated circuit refresh circuit coupled to said integrated circuit dynamic memory and coupled to said integrated circuit control circuit and refreshing the digital data stored by said integrated circuit dynamic memory in response to the refresh signal without conflict with the processing of the digital data by said integrated circuit digital processor; and a disable circuit coupled to said integrated circuit digital processor and to said integrated circuit control circuit to disable the processing by said integrated circuit digital processor of the digital data stored by said integrated circuit dynamic memory during refreshing of said dynamic memory in response to the refresh signal.
Claim 7
Dependent Claim
54 words
A digital processing system as set forth in claim 4, further comprising an integrated circuit program memory storing a program, and wherein said integrated circuit digital processor includes a program controlled circuit processing digital data stored by said integrated circuit dynamic memory in response to the program stored by said integrated circuit program memory.
Claim 8
Dependent Claim
195 words
An integrated circuit digital processing system comprising: an integrated circuit read only memory storing a program; an integrated circuit dynamic memory storing digital data; an integrated circuit digital processor coupled to the data integrated circuit read only memory and to the integrated circuit dynamic memory and processing digital data stored by said integrated circuit dynamic memory in response to the program stored by said integrated circuit read only memory; an integrated circuit control circuit periodically generating a refresh signal to command refresh of the digital data stored by said integrated circuit dynamic memory; an integrated circuit refresh circuit coupled to said integrated circuit dynamic memory and coupled to said integrated circuit control circuit and refreshing the digital data stored by said integrated circuit dynamic memory in response to the refresh signal without conflict with the processing of the digital data by said integrated circuit digital processor; and a disable circuit coupled to said integrated circuit digital processor and to said integrated circuit control circuit to disable the processing by said integrated circuit digital processor of the digital data stored by said dynamic memory during refreshing of said dynamic memory in response to the refresh signal.
Claim 9
Dependent Claim
195 words
An integrated circuit digital processing system comprising: an integrated circuit read only memory storing a program; an integrated circuit dynamic memory storing digital data; an integrated circuit digital processor coupled to the data integrated circuit read only memory and to the integrated circuit dynamic memory and processing digital data stored by said integrated circuit dynamic memory in response to the program stored by said integrated circuit read only memory; an integrated circuit control circuit periodically generating a refresh signal to command refresh of the digital data stored by said integrated circuit dynamic memory; an integrated circuit refresh circuit coupled to said integrated circuit dynamic memory and coupled to said integrated circuit control circuit and refreshing the digital data stored by said integrated circuit dynamic memory in response to the refresh signal without conflict with the processing of the digital data by said integrated circuit digital processor; and a disable circuit coupled to said integrated circuit digital processor and to said integrated circuit control circuit to disable the processing by said integrated circuit digital processor of the digital data stored by said dynamic memory during refreshing of said dynamic memory in response to the refresh signal.
Claim 10
Dependent Claim
61 words
A digital processing system as set forth in claim 4, wherein said integrated circuit dynamic memory includes an integrated circuit dynamic program memory storing a program, and wherein said integrated circuit digital processor includes a program controlled circuit processing digital data stored by said integrated circuit dynamic memory in response to the program stored by said integrated circuit dynamic program memory.
Claim 11
Dependent Claim
229 words
An integrated circuit digital processing system as set forth in claim 1, further comprising: an address register storing a memory address and an address decoder generating a plurality of decoded address signals in response to the memory address stored by said address register; and wherein said integrated circuit dynamic memory includes a plurality of integrated circuit dynamic memory chips storing the digital data, wherein each of said plurality of integrated circuit dynamic memory chips is selected by at least one of the plurality of decoded address signals generated by said address decoder, wherein said integrated circuit refresh circuit is coupled to refresh the digital data stored by said plurality of integrated circuit dynamic memory chips included in said integrated circuit dynamic memory in response to the refresh signal, wherein said integrated circuit digital processor is coupled to process the digital data stored by a selected integrated circuit dynamic memory chip included in said integrated circuit dynamic memory in response to a decoded address signal generated by said address decoder, and wherein said integrated circuit control circuit periodically generates the refresh signal to command the integrated circuit refresh circuit to refresh digital data stored by said plurality of integrated circuit dynamic memory chips included in said integrated circuit dynamic memory, the digital data being refreshed without conflict with the processing of the digital data by said integrated circuit digital processor.
Claim 12
Dependent Claim
197 words
An integrated circuit digital processing system comprising: an integrated circuit memory address register storing a memory address having a plurality of less significant bits and having a plurality of more significant bits; an integrated circuit memory address detector coupled to the memory address register and generating a memory address detector signal in response to detection of a selected state among the plurality of more significant bits in the memory address; an integrated circuit dynamic memory coupled to said integrated circuit memory address detector and storing digital data in response to the address detector signal; an integrated circuit digital processor coupled to the an integrated circuit dynamic memory and processing the digital data stored by said integrated circuit dynamic memory; an integrated circuit control circuit periodically generating a refresh signal to command refresh of the digital data stored by said integrated circuit dynamic memory; and an integrated circuit refresh circuit coupled to said integrated circuit dynamic memory and coupled to said integrated circuit control circuit and refreshing the digital data stored by said integrated circuit dynamic memory in response to the refresh signal without conflict with the processing of the digital data by said integrated circuit digital processor.
Claim 13
Dependent Claim
197 words
An integrated circuit digital processing system comprising: an integrated circuit memory address register storing a memory address having a plurality of less significant bits and having a plurality of more significant bits; an integrated circuit memory address detector coupled to the memory address register and generating a memory address detector signal in response to detection of a selected state among the plurality of more significant bits in the memory address; an integrated circuit dynamic memory coupled to said integrated circuit memory address detector and storing digital data in response to the address detector signal; an integrated circuit digital processor coupled to the an integrated circuit dynamic memory and processing the digital data stored by said integrated circuit dynamic memory; an integrated circuit control circuit periodically generating a refresh signal to command refresh of the digital data stored by said integrated circuit dynamic memory; and an integrated circuit refresh circuit coupled to said integrated circuit dynamic memory and coupled to said integrated circuit control circuit and refreshing the digital data stored by said integrated circuit dynamic memory in response to the refresh signal without conflict with the processing of the digital data by said integrated circuit digital processor.
Claim 14
Dependent Claim
122 words
An integrated circuit digital computer comprising: an integrated circuit dynamic memory storing computer instructions and computer operands; an integrated circuit refresh circuit coupled to refresh the computer instructions and computer operands stored by said integrated circuit dynamic memory in response to a refresh signal; integrated circuit processing logic coupled to process the computer operands stored by said integrated circuit dynamic memory in response to the computer instructions stored by said integrated circuit dynamic memory; and an integrated circuit control circuit coupled to periodically generate the refresh signal to command the integrated circuit refresh circuit to refresh said integrated circuit dynamic memory during a time interval that does not conflict with the processing of the computer operands by said integrated circuit processing logic.
Claim 15
Dependent Claim
122 words
An integrated circuit digital computer comprising: an integrated circuit dynamic memory storing computer instructions and computer operands; an integrated circuit refresh circuit coupled to refresh the computer instructions and computer operands stored by said integrated circuit dynamic memory in response to a refresh signal; integrated circuit processing logic coupled to process the computer operands stored by said integrated circuit dynamic memory in response to the computer instructions stored by said integrated circuit dynamic memory; and an integrated circuit control circuit coupled to periodically generate the refresh signal to command the integrated circuit refresh circuit to refresh said integrated circuit dynamic memory during a time interval that does not conflict with the processing of the computer operands by said integrated circuit processing logic.
Claim 16
Dependent Claim
227 words
A computer as set forth in claim 10, further comprising: an address register storing a memory address; and an address decoder coupled to the address register and generating a plurality of decoded address signals in response to the memory address stored by said address register; and wherein said integrated circuit dynamic memory includes a plurality of integrated circuit dynamic memory chips storing the computer instructions and computer operands, wherein each of said plurality of integrated circuit dynamic memory chips is selected by at least one of the plurality of decoded address signals generated by said address decoder, wherein said integrated circuit refresh circuit is coupled to refresh the computer instructions and computer operands stored by said plurality of integrated circuit dynamic memory chips included in said integrated circuit dynamic memory in response to the refresh signal, wherein said integrated circuit processing logic is coupled to receive from the dynamic memory and process the computer instructions stored by a selected integrated circuit dynamic memory chip included in said integrated circuit dynamic memory in response to a decoded address signal generated by said address decoder, and wherein said integrated circuit control circuit periodically generates the refresh signal to refresh said plurality of integrated circuit dynamic memory chips included in said integrated circuit dynamic memory without conflict with the receiving of the computer operands by said integrated circuit processing logic.
Claim 17
Dependent Claim
104 words
A digital computer as set forth in claim 10, further comprising: an integrated circuit memory address register storing a memory address having a plurality of less significant bits and having a plurality of more significant bits; and an integrated circuit memory address detector coupled to the memory address register and generating a memory address detector signal in response to detection of a predetermined state among the plurality of more significant bits in the memory address; and wherein said integrated circuit dynamic memory is coupled to receive the memory address detector signal and to store the computer instructions and the computer operands in response thereto.
Claim 18
Dependent Claim
147 words
A digital computer system comprising: an integrated circuit dynamic memory storing digital information which includes computer instructions and computer operands; an integrated circuit instruction execution control circuit generating a sequence of instruction execution control signals to control execution of a computer instruction stored by said integrated circuit dynamic memory; an integrated circuit processor coupled to the instruction execution control circuit and processing the computer operands stored by said integrated circuit dynamic memory in response to the sequence of instruction execution control signals generated by said integrated circuit instruction execution control circuit; a refresh control circuit generating a refresh control signal after completion of the sequence of instruction execution control signals generated by said integrated circuit instruction execution control circuit; and a refresh execution circuit coupled to receive the refresh control signal and to refresh the digital information stored by said integrated circuit dynamic memory in response thereto.
Claim 19
Dependent Claim
147 words
A digital computer system comprising: an integrated circuit dynamic memory storing digital information which includes computer instructions and computer operands; an integrated circuit instruction execution control circuit generating a sequence of instruction execution control signals to control execution of a computer instruction stored by said integrated circuit dynamic memory; an integrated circuit processor coupled to the instruction execution control circuit and processing the computer operands stored by said integrated circuit dynamic memory in response to the sequence of instruction execution control signals generated by said integrated circuit instruction execution control circuit; a refresh control circuit generating a refresh control signal after completion of the sequence of instruction execution control signals generated by said integrated circuit instruction execution control circuit; and a refresh execution circuit coupled to receive the refresh control signal and to refresh the digital information stored by said integrated circuit dynamic memory in response thereto.
Claim 20
Dependent Claim
234 words
A digital computer system comprising: an integrated circuit memory address register storing a memory address having a plurality of less significant bits and having a plurality of more significant bits; an integrated circuit memory address detector coupled to the memory address register and generating a memory address detector signal in response to detection of a selected state among the plurality of more significant bits in the memory address; an integrated circuit dynamic memory coupled to said integrated circuit memory address detector and storing digital information which includes computer instructions and computer operands in response to the memory address detector signal; an integrated circuit instruction execution control circuit generating a sequence of instruction execution control signals to control execution of a computer instruction stored by said integrated circuit dynamic memory; an integrated circuit processor coupled to the instruction execution control circuit and to the integrated circuit dynamic memory and processing the computer operands stored by the integrated circuit dynamic memory in response to the sequence of instruction execution control signals generated by said integrated circuit instruction execution control circuit; a refresh control circuit generating a refresh control signal after completion of the sequence of instruction execution control signals generated by said integrated circuit instruction execution control circuit; and a refresh execution circuit coupled to receive the refresh control signal and to refresh the digital information stored by said integrated circuit dynamic memory in response thereto.
Claim 21
Dependent Claim
234 words
A digital computer system comprising: an integrated circuit memory address register storing a memory address having a plurality of less significant bits and having a plurality of more significant bits; an integrated circuit memory address detector coupled to the memory address register and generating a memory address detector signal in response to detection of a selected state among the plurality of more significant bits in the memory address; an integrated circuit dynamic memory coupled to said integrated circuit memory address detector and storing digital information which includes computer instructions and computer operands in response to the memory address detector signal; an integrated circuit instruction execution control circuit generating a sequence of instruction execution control signals to control execution of a computer instruction stored by said integrated circuit dynamic memory; an integrated circuit processor coupled to the instruction execution control circuit and to the integrated circuit dynamic memory and processing the computer operands stored by the integrated circuit dynamic memory in response to the sequence of instruction execution control signals generated by said integrated circuit instruction execution control circuit; a refresh control circuit generating a refresh control signal after completion of the sequence of instruction execution control signals generated by said integrated circuit instruction execution control circuit; and a refresh execution circuit coupled to receive the refresh control signal and to refresh the digital information stored by said integrated circuit dynamic memory in response thereto.
Claim 22
Dependent Claim
111 words
A stored program digital processor comprising: a dynamic memory storing digital instructions; a control circuit including an instruction execution control circuit generating a sequence of instruction execution control signals controlling execution of instructions and a refresh control circuit generating a refresh signal following a sequence of instruction execution control signals generated by said instruction execution control circuit; an instruction execution circuit coupled to receive and execute instructions stored by said dynamic memory in response to the sequence of instruction execution control signals generated by said instruction execution control circuit; and a refresh circuit coupled to refresh said dynamic memory in response to the refresh signal generated by said refresh control circuit.
Claim 23
Dependent Claim
111 words
A stored program digital processor comprising: a dynamic memory storing digital instructions; a control circuit including an instruction execution control circuit generating a sequence of instruction execution control signals controlling execution of instructions and a refresh control circuit generating a refresh signal following a sequence of instruction execution control signals generated by said instruction execution control circuit; an instruction execution circuit coupled to receive and execute instructions stored by said dynamic memory in response to the sequence of instruction execution control signals generated by said instruction execution control circuit; and a refresh circuit coupled to refresh said dynamic memory in response to the refresh signal generated by said refresh control circuit.
Claim 24
Dependent Claim
60 words
A stored program computer system comprising: a dynamic memory storing a program having a plurality of computer instructions; an instruction execution circuit coupled to execute computer instructions stored by said dynamic memory; and a refresh circuit coupled to refresh said dynamic memory without conflicting with execution by said instruction execution circuit of a computer instruction stored by the dynamic memory.
Claim 25
Dependent Claim
60 words
A stored program computer system comprising: a dynamic memory storing a program having a plurality of computer instructions; an instruction execution circuit coupled to execute computer instructions stored by said dynamic memory; and a refresh circuit coupled to refresh said dynamic memory without conflicting with execution by said instruction execution circuit of a computer instruction stored by the dynamic memory.
Claim 26
Dependent Claim
280 words
A stored program computer system comprising: an address register storing a memory address; an address decoder coupled to the address register and generating a plurality of decoded address signals in response to the memory address stored by said address register; a dynamic random access memory coupled to said address decoder and storing a program having a plurality of computer instructions and storing a plurality of computer operands, wherein said dynamic random access memory includes a plurality of integrated circuit dynamic random access memory chips storing the computer instructions and the computer operands, wherein each of said plurality of integrated circuit dynamic random access memory chips is selected by at least one of the plurality of decoded address signals generated by said address decoder; a refresh circuit coupled to refresh the digital data stored by said plurality of dynamic random access memory chips included in said dynamic random access memory without conflicting with execution of a computer instruction by said instruction execution circuit; an instruction execution circuit coupled to execute the computer instructions stored by a selected dynamic random access memory chip included in said dynamic random access memory in response to a decoded address signal generated by said address decoder to process the computer operands stored by a selected dynamic random access memory chip included in said dynamic random access memory in response to a decoded address signal generated by said address decoder; and a refresh circuit coupled to said dynamic random access memory and periodically refreshing said plurality of dynamic random access memory chips included in said dynamic random access memory without conflicting with execution by said instruction execution circuit of a computer instruction stored by the dynamic memory.
Claim 27
Dependent Claim
280 words
A stored program computer system comprising: an address register storing a memory address; an address decoder coupled to the address register and generating a plurality of decoded address signals in response to the memory address stored by said address register; a dynamic random access memory coupled to said address decoder and storing a program having a plurality of computer instructions and storing a plurality of computer operands, wherein said dynamic random access memory includes a plurality of integrated circuit dynamic random access memory chips storing the computer instructions and the computer operands, wherein each of said plurality of integrated circuit dynamic random access memory chips is selected by at least one of the plurality of decoded address signals generated by said address decoder; a refresh circuit coupled to refresh the digital data stored by said plurality of dynamic random access memory chips included in said dynamic random access memory without conflicting with execution of a computer instruction by said instruction execution circuit; an instruction execution circuit coupled to execute the computer instructions stored by a selected dynamic random access memory chip included in said dynamic random access memory in response to a decoded address signal generated by said address decoder to process the computer operands stored by a selected dynamic random access memory chip included in said dynamic random access memory in response to a decoded address signal generated by said address decoder; and a refresh circuit coupled to said dynamic random access memory and periodically refreshing said plurality of dynamic random access memory chips included in said dynamic random access memory without conflicting with execution by said instruction execution circuit of a computer instruction stored by the dynamic memory.
Claim 28
Dependent Claim
116 words
A stored program computer system comprising: a dynamic random access memory storing a program having a plurality of computer instructions; a control circuit generating micro-operation signals, said control circuit including (1) a first micro-operation circuit generating instruction execution micro-operation signals and (2) a second micro-operation circuit generating a refresh micor-operation signal; an instruction execution circuit coupled to said first micro-operation circuit and executing computer instructions stored by said dynamic random access memory in response to the instruction execution micro-operation signals; a refresh circuit coupled to said second micro-operation circuit and refreshing said dynamic random access memory in response to the refresh micro-operation signal without conflicting with execution of a computer instruction by said instruction execution circuit.
Claim 29
Dependent Claim
116 words
A stored program computer system comprising: a dynamic random access memory storing a program having a plurality of computer instructions; a control circuit generating micro-operation signals, said control circuit including (1) a first micro-operation circuit generating instruction execution micro-operation signals and (2) a second micro-operation circuit generating a refresh micor-operation signal; an instruction execution circuit coupled to said first micro-operation circuit and executing computer instructions stored by said dynamic random access memory in response to the instruction execution micro-operation signals; a refresh circuit coupled to said second micro-operation circuit and refreshing said dynamic random access memory in response to the refresh micro-operation signal without conflicting with execution of a computer instruction by said instruction execution circuit.
Claim 30
Dependent Claim
111 words
A stored program computer system comprising: an integrated circuit memory address register storing a memory address; an integrated circuit memory address detector generating a memory address detector signal in response to detection of a selected state among a selected plurality of the bits in the memory address; a dynamic memory coupled to receive the memory address detector signal and to store a plurality of computer instructions in response thereto; an instruction execution circuit coupled to execute computer instructions stored by said dynamic memory; and a refresh circuit coupled to refresh said dynamic memory without conflicting with execution by said instruction execution circuit of a computer instruction stored by the dynamic memory.
Claim 31
Dependent Claim
111 words
A stored program computer system comprising: an integrated circuit memory address register storing a memory address; an integrated circuit memory address detector generating a memory address detector signal in response to detection of a selected state among a selected plurality of the bits in the memory address; a dynamic memory coupled to receive the memory address detector signal and to store a plurality of computer instructions in response thereto; an instruction execution circuit coupled to execute computer instructions stored by said dynamic memory; and a refresh circuit coupled to refresh said dynamic memory without conflicting with execution by said instruction execution circuit of a computer instruction stored by the dynamic memory.
Claim 32
Dependent Claim
89 words
A stored program computer system comprising: a dynamic random access memory storing a program having a plurality of computer instructions and storing computer operands; an instruction execution circuit coupled to the dynamic random access memory and processing the computer operands stored by said dynamic random access memory by executing the computer instructions stored by said dynamic random access memory; and a refresh circuit coupled to refresh said dynamic random access memory without conflicting with execution by said instruction execution circuit of a computer instruction stored by the dynamic memory.
Claim 33
Dependent Claim
89 words
A stored program computer system comprising: a dynamic random access memory storing a program having a plurality of computer instructions and storing computer operands; an instruction execution circuit coupled to the dynamic random access memory and processing the computer operands stored by said dynamic random access memory by executing the computer instructions stored by said dynamic random access memory; and a refresh circuit coupled to refresh said dynamic random access memory without conflicting with execution by said instruction execution circuit of a computer instruction stored by the dynamic memory.
Claim 34
Dependent Claim
73 words
A stored program computer system comprising; a dynamic memory storing a program having a plurality of computer instructions; an instruction execution circuit coupled to execute computer instructions stored by said dynamic memory; and a refresh circuit coupled to refresh said dynamic memory without conflicting with execution of a computer instruction by said instruction execution circuit by disabling execution of the computer instructions stored by said dynamic memory during refreshing of said dynamic memory.
Claim 35
Dependent Claim
73 words
A stored program computer system comprising; a dynamic memory storing a program having a plurality of computer instructions; an instruction execution circuit coupled to execute computer instructions stored by said dynamic memory; and a refresh circuit coupled to refresh said dynamic memory without conflicting with execution of a computer instruction by said instruction execution circuit by disabling execution of the computer instructions stored by said dynamic memory during refreshing of said dynamic memory.
Claim 36
Dependent Claim
81 words
A stored program computer system comprising: a dynamic random access memory storing a program having a plurality of computer instructions; an instruction execution circuit coupled to execute computer instructions stored by said dynamic memory; and a refresh circuit coupled to refresh said dynamic random access memory without conflicting with execution of a computer instruction by said instruction execution circuit by inhibiting execution of the computer instructions stored by said dynamic random access memory during refreshing of said dynamic random access memory.
Claim 37
Dependent Claim
81 words
A stored program computer system comprising: a dynamic random access memory storing a program having a plurality of computer instructions; an instruction execution circuit coupled to execute computer instructions stored by said dynamic memory; and a refresh circuit coupled to refresh said dynamic random access memory without conflicting with execution of a computer instruction by said instruction execution circuit by inhibiting execution of the computer instructions stored by said dynamic random access memory during refreshing of said dynamic random access memory.
Claim 38
Dependent Claim
136 words
A computer system as set forth in claim 16, wherein said dynamic memory is a dynamic random access memory and wherein said system further comprises: a memory address register storing a memory address having a plurality of bits; and a memory address detector coupled to the address register and generating a memory address detector signal in response to detection of a selected state among a predetermined plurality of the bits in the stored memory address; wherein said dynamic random access memory is coupled to receive the memory address detector signal and stores the computer instructions in response thereto; and wherein said instruction execution circuit is coupled to the dynamic random access memory and executes the computer instructions stored by said dynamic random access memory by executing the computer instructions stored by said dynamic random access memory.
Claim 39
Dependent Claim
91 words
A computer system as set forth in claim 16, wherein said dynamic memory stores computer operands; wherein said dynamic memory is a dynamic random access memory; wherein said system further comprises a read only memory storing computer instructions; and wherein said instruction execution circuit includes a processing circuit coupled to the dynamic memory and to the read only memory, the processing circuit processing the computer operands stored by said dynamic random access memory by executing the computer instructions stored by said dynamic random access memory and by said read only memory.
Claim 40
Dependent Claim
93 words
A digital processor system comprising: an oscillator circuit generating an oscillator signal; a clock gating flip-flop coupled to receive the oscillator signal and generating a clock gating signal in response thereto; a gate coupled to receive the oscillator signal and the clock gating signal, the gate generating a gated clock signal in response to the oscillator signal generated by said oscillator circuit and the clock gating signal generated by said clock gating flip-flop; and a digital processor receiving the gated clock signal and processing digital data in response to the gated clock signal.
Claim 41
Dependent Claim
93 words
A digital processor system comprising: an oscillator circuit generating an oscillator signal; a clock gating flip-flop coupled to receive the oscillator signal and generating a clock gating signal in response thereto; a gate coupled to receive the oscillator signal and the clock gating signal, the gate generating a gated clock signal in response to the oscillator signal generated by said oscillator circuit and the clock gating signal generated by said clock gating flip-flop; and a digital processor receiving the gated clock signal and processing digital data in response to the gated clock signal.
Claim 42
Dependent Claim
244 words
A digital processing system as set forth in claim 25, wherein said digital processor system is a digital computer system, wherein said oscillator circuit is an 8 MHz oscillator circuit generating the oscillator signal as an 8 MHz oscillator signal, wherein said clock gating flip-flop is JK flip-flop generating the clock gating signal as a toggled clock gating signal in response to being clocked by the 8 MHz oscillator signal generated by said oscillator circuit, wherein said gate is a NAND gate generating the gated clock signal as a NANDed gated clock signal by NANDing the 8 MHz oscillator signal generated by said oscillator circuit and the toggled clock gating signal generated by said clock gating flip-flop, and wherein said digital processor is an integrated circuit stored program digital computer processing the digital data in response to the gated clock signal generated by said gate; wherein said integrated circuit stored program digital computer includes: (a) an integrated circuit read only memory storing a program having a plurality of computer instructions, (b) an integrated circuit MOS-FET shift register dynamic memory storing computer operands, (c) integrated circuit processing logic receiving from the dynamic memory and processing the computer operands stored by said dynamic memory in response to the stored program computer instructions stored by said integrated circuit read only memory, and (d) an integrated circuit refresh circuit refreshing said dynamic memory without contention with the processing of the computer operands by said integrated circuit processing logic.
Claim 43
Dependent Claim
50 words
A processor system as set forth in claim 25, wherein said gate includes an asymmetrical gate circuit generating the gated clock signal as an asymmetrical gated clock signal in response to the oscillator signal generated by said oscillator circuit and the clock gating signal generated by said clock gating flip-flop.
Claim 44
Dependent Claim
125 words
An integrated circuit digital processor comprising: an integrated circuit memory address register storing a memory address having a plurality of less significant bits and having a plurality of more significant bits; an integrated circuit memory address detector coupled to the memory address register and generating a memory address detector signal in response to detection of at least one selected state of, but not all states of, the plurality of more significant bits in the memory address; an integrated circuit random access memory coupled to receive the memory address detector signal and to store digital data in response thereto; and an integrated circuit digital processor coupled to the integrated circuit random access memory and processing the digital data stored by said integrated circuit random access memory.
Claim 45
Dependent Claim
125 words
An integrated circuit digital processor comprising: an integrated circuit memory address register storing a memory address having a plurality of less significant bits and having a plurality of more significant bits; an integrated circuit memory address detector coupled to the memory address register and generating a memory address detector signal in response to detection of at least one selected state of, but not all states of, the plurality of more significant bits in the memory address; an integrated circuit random access memory coupled to receive the memory address detector signal and to store digital data in response thereto; and an integrated circuit digital processor coupled to the integrated circuit random access memory and processing the digital data stored by said integrated circuit random access memory.
Claim 46
Dependent Claim
231 words
An integrated circuit digital processor comprising; an integrated circuit memory address register storing a memory address having a plurality of less significant bits and having a plurality of more significant bits; an integrated circuit memory address detector coupled to the memory address register and generating a memory address detector signal in response to detection of at least one selected state of, but not all states of, the plurality of more significant bits in the memory address; an integrated circuit address decoder coupled to said integrated circuit memory address register and generating a plurality of decoded address signals in response to the memory address stored by said integrated circuit memory address register; an integrated circuit random access memory coupled to receive the memory address detector signal and to store digital data in response thereto; said integrated random access memory including a plurality of integrated circuit random access memory chips storing the digital data; wherein each of said plurality of integrated circuit random access memory chips is selected by at least one of the plurality of decoded address signals generated by said address decoder; and an integrated circuit digital processor coupled to the integrated circuit random access memory and processing the digital data stored by a selected integrated circuit random access memory chip included in said integrated circuit random access memory in response to a decoded address signal generated by said address decoder.
Claim 47
Dependent Claim
231 words
An integrated circuit digital processor comprising; an integrated circuit memory address register storing a memory address having a plurality of less significant bits and having a plurality of more significant bits; an integrated circuit memory address detector coupled to the memory address register and generating a memory address detector signal in response to detection of at least one selected state of, but not all states of, the plurality of more significant bits in the memory address; an integrated circuit address decoder coupled to said integrated circuit memory address register and generating a plurality of decoded address signals in response to the memory address stored by said integrated circuit memory address register; an integrated circuit random access memory coupled to receive the memory address detector signal and to store digital data in response thereto; said integrated random access memory including a plurality of integrated circuit random access memory chips storing the digital data; wherein each of said plurality of integrated circuit random access memory chips is selected by at least one of the plurality of decoded address signals generated by said address decoder; and an integrated circuit digital processor coupled to the integrated circuit random access memory and processing the digital data stored by a selected integrated circuit random access memory chip included in said integrated circuit random access memory in response to a decoded address signal generated by said address decoder.
Claim 48
Dependent Claim
154 words
An integrated circuit digital processor comprising: an integrated circuit read only memory storing computer instructions; an integrated circuit memory address register storing a memory address having a plurality of less significant bits and having a plurality of more significant bits; an integrated circuit memory address detector coupled to the memory address register and generating a memory address detector signal in response to detection of at least one selected state of, but not all states of, the plurality of more significant bits in the memory address; an integrated circuit random access memory coupled to receive the memory address detector signal and store digital data in response thereto; and an integrated circuit digital processor coupled to the integrated circuit read only memory and to the integrated circuit random access memory and processing the digital data stored by said integrated circuit random access memory in response to the instructions stored by said integrated circuit read only memory.
Claim 49
Dependent Claim
154 words
An integrated circuit digital processor comprising: an integrated circuit read only memory storing computer instructions; an integrated circuit memory address register storing a memory address having a plurality of less significant bits and having a plurality of more significant bits; an integrated circuit memory address detector coupled to the memory address register and generating a memory address detector signal in response to detection of at least one selected state of, but not all states of, the plurality of more significant bits in the memory address; an integrated circuit random access memory coupled to receive the memory address detector signal and store digital data in response thereto; and an integrated circuit digital processor coupled to the integrated circuit read only memory and to the integrated circuit random access memory and processing the digital data stored by said integrated circuit random access memory in response to the instructions stored by said integrated circuit read only memory.
Claim 50
Dependent Claim
166 words
An integrated circuit digital processor comprising: an integrated circuit memory address register storing a memory address having a plurality of less significant bits and having a plurality of more significant bits; an integrated circuit memory address detector coupled to the memory address register and generating a memory address detector signal in response to detection of at least one selected state of, but not all states of, the plurality of more significant bits in the memory address; an integrated circuit random access memory coupled to receive the memory address detector signal and store digital data in response thereto; an integrated circuit digital processor coupled to the integrated circuit random access memory and processing the digital data stored by said integrated circuit random access memory; and an integrated circuit refresh circuit coupled to the random access memory and to the integrated circuit digital processor and refreshing the digital data stored therein in response to the processing of the digital data stored by said integrated circuit random access memory.
Claim 51
Dependent Claim
166 words
An integrated circuit digital processor comprising: an integrated circuit memory address register storing a memory address having a plurality of less significant bits and having a plurality of more significant bits; an integrated circuit memory address detector coupled to the memory address register and generating a memory address detector signal in response to detection of at least one selected state of, but not all states of, the plurality of more significant bits in the memory address; an integrated circuit random access memory coupled to receive the memory address detector signal and store digital data in response thereto; an integrated circuit digital processor coupled to the integrated circuit random access memory and processing the digital data stored by said integrated circuit random access memory; and an integrated circuit refresh circuit coupled to the random access memory and to the integrated circuit digital processor and refreshing the digital data stored therein in response to the processing of the digital data stored by said integrated circuit random access memory.
Claim 52
Dependent Claim
178 words
An integrated circuit digital processor comprising: an integrated circuit memory address register storing a memory address having a plurality of less significant bits and having a plurality of more significant bits; an integrated circuit memory address detector coupled to the memory address register and generating a memory address detector signal in response to detection of at least one selected state of, but not all states of, the plurality of more significant bits in the memory address; an integrated circuit random access memory coupled to receive the memory address detector signal and store digital data in response thereto; and an integrated circuit digital processor coupled to the integrated circuit random access memory and processing the digital data stored by said integrated circuit random access memory; and an integrated circuit refresh circuit coupled to the integrated circuit random access memory and refreshing the digital data stored therein in response to the processing of the digital data stored by said integrated circuit random access memory to prevent conflict with the processing of the digital data by said integrated circuit digital processor.
Claim 53
Dependent Claim
178 words
An integrated circuit digital processor comprising: an integrated circuit memory address register storing a memory address having a plurality of less significant bits and having a plurality of more significant bits; an integrated circuit memory address detector coupled to the memory address register and generating a memory address detector signal in response to detection of at least one selected state of, but not all states of, the plurality of more significant bits in the memory address; an integrated circuit random access memory coupled to receive the memory address detector signal and store digital data in response thereto; and an integrated circuit digital processor coupled to the integrated circuit random access memory and processing the digital data stored by said integrated circuit random access memory; and an integrated circuit refresh circuit coupled to the integrated circuit random access memory and refreshing the digital data stored therein in response to the processing of the digital data stored by said integrated circuit random access memory to prevent conflict with the processing of the digital data by said integrated circuit digital processor.
Claim 54
Dependent Claim
164 words
A stored program digital processor comprising: an integrated circuit memory address register storing a memory address having a plurality of less significant bits and having a plurality of more significant bits; an integrated circuit memory address detector coupled to the memory address register and generating a memory address detector signal in response to detection of at least one predetermined state of, but not all states of, the plurality of more significant bits in the memory address; an integrated circuit random access memory coupled to receive the memory address detector signal, the memory storing a program having a plurality of computer instructions and storing computer operands in response to receipt of the memory address detector signal generated by said integrated circuit memory address detector; and an integrated circuit digital processor coupled to the random access memory, the digital processor processing the computer operands stored by said integrated circuit random access memory in response to the computer instructions stored by said integrated circuit random access memory.
Claim 55
Dependent Claim
164 words
A stored program digital processor comprising: an integrated circuit memory address register storing a memory address having a plurality of less significant bits and having a plurality of more significant bits; an integrated circuit memory address detector coupled to the memory address register and generating a memory address detector signal in response to detection of at least one predetermined state of, but not all states of, the plurality of more significant bits in the memory address; an integrated circuit random access memory coupled to receive the memory address detector signal, the memory storing a program having a plurality of computer instructions and storing computer operands in response to receipt of the memory address detector signal generated by said integrated circuit memory address detector; and an integrated circuit digital processor coupled to the random access memory, the digital processor processing the computer operands stored by said integrated circuit random access memory in response to the computer instructions stored by said integrated circuit random access memory.
Claim 56
Dependent Claim
145 words
A stored program digital computer comprising: an integrated circuit dynamic memory storing a computer program having a plurality of computer instructions and storing computer operands; integrated circuit execution logic coupled to the dynamic memory and executing computer instructions stored by said integrated circuit dynamic memory, said integrated circuit execution logic processing computer operands stored by said integrated circuit dynamic memory in response to execution of the stored computer instructions, said integrated circuit execution logic including an integrated circuit sequential logic circuit generating a sequence of control signals in response to execution of a stored computer instruction; and an integrated circuit refresh circuit coupled to the dynamic memory, the refresh circuit refreshing the computer instructions and the computer operands stored by said integrated circuit dynamic memory in response to at least one of the sequence of control signals generated by said integrated circuit sequential logic circuit.
Claim 57
Dependent Claim
145 words
A stored program digital computer comprising: an integrated circuit dynamic memory storing a computer program having a plurality of computer instructions and storing computer operands; integrated circuit execution logic coupled to the dynamic memory and executing computer instructions stored by said integrated circuit dynamic memory, said integrated circuit execution logic processing computer operands stored by said integrated circuit dynamic memory in response to execution of the stored computer instructions, said integrated circuit execution logic including an integrated circuit sequential logic circuit generating a sequence of control signals in response to execution of a stored computer instruction; and an integrated circuit refresh circuit coupled to the dynamic memory, the refresh circuit refreshing the computer instructions and the computer operands stored by said integrated circuit dynamic memory in response to at least one of the sequence of control signals generated by said integrated circuit sequential logic circuit.
Claim 58
Dependent Claim
29 words
A stored program digital computer as set forth in claim 34, wherein said integrated circuit dynamic memory includes a MOSFET integrated circuit shift register memory storing the computer operands.
Claim 59
Dependent Claim
34 words
A stored program digital computer as set forth in claim 34, wherein said stored program digital computer is an all integrated circuit stored program digital computer implemented on a plurality of integrated circuit chips.
Claim 60
Dependent Claim
23 words
A digital computer as set forth in claim 34, wherein said integrated circuit dynamic memory is an integrated circuit dynamic random access memory.
Claim 61
Dependent Claim
66 words
A digital computer as set forth in claim 34, wherein said integrated circuit dynamic memory is an integrated circuit dynamic random access memory; and wherein the refresh circuit responds to the at least one of the sequence of control signals by refreshing the dynamic memory at a time that does not conflict with reading of operands from the dynamic memory for processing by the execution logic.
Claim 62
Dependent Claim
71 words
A digital computer as set forth in claim 34, wherein said integrated circuit dynamic memory is an integrated circuit dynamic random access memory; and wherein said integrated circuit refresh circuit is coupled for refreshing the computer instructions and the computer operands stored by said integrated circuit dynamic random access memory at a time period during which said integrated circuit execution logic is not reading the computer operands from the dynamic memory.
Claim 63
Dependent Claim
198 words
A stored program digital computer comprising: an integrated circuit dynamic random access memory storing a computer program having a plurality of computer instructions and storing computer operands; integrated circuit execution logic coupled to the integrated circuit dynamic random access memory and executing computer instructions stored by said integrated circuit dynamic random access memory, the integrated circuit execution logic processing computer operands stored by said integrated circuit dynamic random access memory in response to execution of the stored computer instructions, the integrated circuit execution logic including an integrated circuit sequential logic circuit generating a sequence of control signals in response to execution of a stored computer instruction; an integrated circuit refresh circuit coupled to the integrated circuit dynamic random access memory, the refresh circuit refreshing the computer instructions and the computer operands stored by said integrated circuit dynamic random access memory in response to at least one of the sequence of control signals generated by said integrated circuit sequential logic circuit; and a disable circuit coupled to disable the processing of the computer operands by said integrated circuit execution logic during refresching of the computer instructions and the computer operands stored by said integrated circuit dynamic random access memory.
Claim 64
Dependent Claim
198 words
A stored program digital computer comprising: an integrated circuit dynamic random access memory storing a computer program having a plurality of computer instructions and storing computer operands; integrated circuit execution logic coupled to the integrated circuit dynamic random access memory and executing computer instructions stored by said integrated circuit dynamic random access memory, the integrated circuit execution logic processing computer operands stored by said integrated circuit dynamic random access memory in response to execution of the stored computer instructions, the integrated circuit execution logic including an integrated circuit sequential logic circuit generating a sequence of control signals in response to execution of a stored computer instruction; an integrated circuit refresh circuit coupled to the integrated circuit dynamic random access memory, the refresh circuit refreshing the computer instructions and the computer operands stored by said integrated circuit dynamic random access memory in response to at least one of the sequence of control signals generated by said integrated circuit sequential logic circuit; and a disable circuit coupled to disable the processing of the computer operands by said integrated circuit execution logic during refresching of the computer instructions and the computer operands stored by said integrated circuit dynamic random access memory.
Claim 65
Dependent Claim
214 words
A stored program digital computer comprising: an integrated circuit memory address register storing a memory address having a plurality of less significant bits and having a plurality of more significant bits; and an integrated circuit memory address detector coupled to the memory address register and generating a memory address detector signal in response to detection of the plurality of more significant bits in the memory address; a dynamic integrated circuit memory coupled to receive the detector signal and storing a computer program having a plurality of computer instructions and storing computer operands in response thereto; integrated circuit execution logic coupled to the dynamic integrated circuit memory and executing computer instructions stored by said dynamic integrated circuit memory, the execution logic processing computer operands stored by said dynamic integrated circuit memory in response to the stored instructions, said integrated circuit execution logic including an integrated circuit sequential logic circuit generating a sequence of control signals in response to execution of a stored computer instruction; and an integrated circuit refresh circuit coupled to the dynamic integrated circuit memory, the refresh circuit refreshing the computer instructions and the computer operands stored by said integrated circuit dynamic memory in response to at least one of the sequence of control signals generated by said integrated circuit sequential logic circuit.
Claim 66
Dependent Claim
214 words
A stored program digital computer comprising: an integrated circuit memory address register storing a memory address having a plurality of less significant bits and having a plurality of more significant bits; and an integrated circuit memory address detector coupled to the memory address register and generating a memory address detector signal in response to detection of the plurality of more significant bits in the memory address; a dynamic integrated circuit memory coupled to receive the detector signal and storing a computer program having a plurality of computer instructions and storing computer operands in response thereto; integrated circuit execution logic coupled to the dynamic integrated circuit memory and executing computer instructions stored by said dynamic integrated circuit memory, the execution logic processing computer operands stored by said dynamic integrated circuit memory in response to the stored instructions, said integrated circuit execution logic including an integrated circuit sequential logic circuit generating a sequence of control signals in response to execution of a stored computer instruction; and an integrated circuit refresh circuit coupled to the dynamic integrated circuit memory, the refresh circuit refreshing the computer instructions and the computer operands stored by said integrated circuit dynamic memory in response to at least one of the sequence of control signals generated by said integrated circuit sequential logic circuit.
Claim 67
Dependent Claim
123 words
An integrated circuit stored program digital computer comprising: a dynamic integrated circuit memory storing a computer program having a plurality of computer instructions and storing a plurality of computer operands; integrated circuit execution logic coupled to the dynamic integrated cirucit memory, the execution logic executing the computer instructions stored by said dynamic integrated circuit memory and processing the computer operands stored by said dynamic integrated circuit memory in response to said instructions; and an integrated circuit refresh circuit coupled to the dynamic integrated circuit memory and to the execution logic, the refresh circuit refreshing the computer instructions and the computer operands stored by said dynamic integrated circuit memory in response to execution by the execution logic of at least one stored computer instruction.
Claim 68
Dependent Claim
123 words
An integrated circuit stored program digital computer comprising: a dynamic integrated circuit memory storing a computer program having a plurality of computer instructions and storing a plurality of computer operands; integrated circuit execution logic coupled to the dynamic integrated cirucit memory, the execution logic executing the computer instructions stored by said dynamic integrated circuit memory and processing the computer operands stored by said dynamic integrated circuit memory in response to said instructions; and an integrated circuit refresh circuit coupled to the dynamic integrated circuit memory and to the execution logic, the refresh circuit refreshing the computer instructions and the computer operands stored by said dynamic integrated circuit memory in response to execution by the execution logic of at least one stored computer instruction.
Claim 69
Dependent Claim
87 words
A stored program digital computer according to claim 42 wherein said dynamic integrated circuit memory includes an integrated circuit register requiring a refresh signal to be provided at a rate at least as high as a minimum refresh rate to preserve the computer program and the computer operands stored therein; wherein the instruction execution rate is at least as high as the minimum refresh rate; and wherein the refresh signal is generated in response to execution of a computer instruction stored by said dynamic integrated circuit memory.
Claim 70
Dependent Claim
156 words
A digital computer as set forth in claim 32, further comprising: an address register storing a memory address; and an address decoder generating a plurality of decoded address signals in response to the memory address stored by said address register; and wherein said dynamic integrated circuit memory includes a plurality of dynamic integrated circuit memory chips; wherein each of said plurality of dynamic integrated circuit memory chips is selected by at least one of the plurality of decoded address signals generated by said address decoder; wherein said integrated circuit execution logic executes the computer instructions stored by a selected dynamic integrated circuit memory chip included in said dynamic integrated circuit memory in response to a decoded address signal generated by said address decoder, and wherein said integrated circuit refresh circuit refreshes the computer instructions and computer operands stored by said plurality of dynamic integrated circuit memory chips in response to execution of a stored computer instruction.
Claim 71
Dependent Claim
89 words
A digital computer as set forth in claim 42, further comprising: an integrated circuit memory address register storing a memory address having a plurality of less significant bits and having a plurality of more significant bits; and an integrated circuit memory address detector coupled to generate a memory address detector signal in response to detection of the plurality of more significant bits in the memory address; and wherein said dynamic integrated circuit memory stores the computer instructions and the computer operands in response to the memory address detector signal.
Claim 72
Dependent Claim
23 words
A digital computer as set forth in claim 42, wherein said dynamic integrated circuit memory is a dynamic integrated circuit random access memory.
Claim 73
Dependent Claim
68 words
A digital computer as set forth in claim 42, wherein said dynamic integrated circuit memory is a dynamic integrated circuit random access memory; wherein said refresh circuit refreshes the computer instructions and the computer operands stored by said dynamic integrated circuit random access memory in response to execution of a stored computer instruction without conflict with the processing of the computer operands by said integrated circuit execution logic.
Claim 74
Dependent Claim
75 words
A digital computer as set forth in claim 42, wherein said dynamic integrated circuit memory is a dynamic integrated circuit random access memory; wherein said integrated circuit refresh circuit refreshes the computer instructions and the computer operands stored by said dynamic integrated circuit random access memory in response to execution of a stored computer instruction at a time in which said integrated circuit execution logic is not reading the computer operands from the dynamic memory.
Claim 75
Dependent Claim
148 words
A digital computer as set forth in claim 42, wherein said dynamic integrated circuit memory is a dynamic integrated circuit access memory; wherein said computer further includes in integrated circuit sequential logic circuit generating a sequence of control signals in response to execution of a stored computer instruction; wherein said integrated circuit execution logic includes control signal responsive execution logic executing the computer instructions stored by said dynamic integrated circuit random access memory to process the computer operands stored by said dynamic integrated circuit random access memory in response to the sequence of control signals generated by said integrated circuit sequential logic circuit; and wherein said integrated circuit refresh circuit refreshes the computer instructions and the computer operands stored by said dynamic integrated circuit random access memory in response to at least one of the instruction execution responsive control signals generated by said integrated circuit sequential logic circuit.
Claim 76
Dependent Claim
205 words
An integrated circuit stored program digital computer system comprising: a memory address register storing a memory address having a plurality of less significant bits and having a plurality of more significant bits; and a memory address detector coupled to said memory address register and generating a memory address detector signal in response to detection of the plurality of more significant bits in the memory address; a dynamic integrated circuit random access memory coupled to said memory address detector and storing a computer program having a plurality of computer instructions and storing a plurality of computer operands in response to the memory address detector signal. integrated circuit execution logic coupled to the dynamic integrated circuit random access memory, the execution logic executing the computer instructions stored by said dynamic integrated circuit random access memory and processing the computer operands stored by said dynamic integrated circuit memory in response to said instructions; and an integrated circuit refresh circuit coupled to the dynamic integrated circuit random access memory and to the execution logic, the refresh circuit refreshing the computer instructions and the computer operands stored by said dynamic integrated circuit random access memory in reponse to execution by the execution logic of at least one stored computer instruction.
Claim 77
Dependent Claim
205 words
An integrated circuit stored program digital computer system comprising: a memory address register storing a memory address having a plurality of less significant bits and having a plurality of more significant bits; and a memory address detector coupled to said memory address register and generating a memory address detector signal in response to detection of the plurality of more significant bits in the memory address; a dynamic integrated circuit random access memory coupled to said memory address detector and storing a computer program having a plurality of computer instructions and storing a plurality of computer operands in response to the memory address detector signal. integrated circuit execution logic coupled to the dynamic integrated circuit random access memory, the execution logic executing the computer instructions stored by said dynamic integrated circuit random access memory and processing the computer operands stored by said dynamic integrated circuit memory in response to said instructions; and an integrated circuit refresh circuit coupled to the dynamic integrated circuit random access memory and to the execution logic, the refresh circuit refreshing the computer instructions and the computer operands stored by said dynamic integrated circuit random access memory in reponse to execution by the execution logic of at least one stored computer instruction.
Claim 78
Dependent Claim
218 words
A data processor system comprising: an integrated circuit dynamic memory storing computer operands, the dynamic memory including a refresh circuit refreshing data stored therein in response to a memory refresh signal; an integrated circuit read only memory storing computer instructions and computer operands; and integrated circuit execution logic coupled to the dynamic memory and to the read only memory and executing the computer instructions stored by said read only memory, said integrated circuit execution logic including: (a) a first processing logic circuit coupled to the read only memory and transferring to a computer instruction stored by said read only memory at an address indicated by an instruction address operand stored by said read only memory in response to execution of a multiple-byte transfer computer instruction stored by said read only memory, (b) a second processing logic circuit coupled to the dynamic memory and to the read only memory and transferring to a computer instruction stored by said read only memory at an address indicated by an instruction address operand stored by said dynamic memory in response to execution of a single-byte transfer computer instruction stored by said read only memory, and (c) a refresh circuit generating the memory refresh signal in response to execution of at least one of the computer instructions stored by said read only memory.
Claim 79
Dependent Claim
218 words
A data processor system comprising: an integrated circuit dynamic memory storing computer operands, the dynamic memory including a refresh circuit refreshing data stored therein in response to a memory refresh signal; an integrated circuit read only memory storing computer instructions and computer operands; and integrated circuit execution logic coupled to the dynamic memory and to the read only memory and executing the computer instructions stored by said read only memory, said integrated circuit execution logic including: (a) a first processing logic circuit coupled to the read only memory and transferring to a computer instruction stored by said read only memory at an address indicated by an instruction address operand stored by said read only memory in response to execution of a multiple-byte transfer computer instruction stored by said read only memory, (b) a second processing logic circuit coupled to the dynamic memory and to the read only memory and transferring to a computer instruction stored by said read only memory at an address indicated by an instruction address operand stored by said dynamic memory in response to execution of a single-byte transfer computer instruction stored by said read only memory, and (c) a refresh circuit generating the memory refresh signal in response to execution of at least one of the computer instructions stored by said read only memory.
Claim 80
Dependent Claim
134 words
An integrated circuit stored program computer comprising: an integrated circuit dynamic memory storing a program of computer instructions and storing computer operands; integrated circuit execution logic coupled to the dynamic memory and executing the computer instructions stored by said integrated circuit dynamic memory, said integrated circuit execution logic including a processing logic circuit processing the computer operands stored by said dynamic memory in response to execution of at least one of the computer instructions stored by said integrated circuit dynamic memory; and a refresh circuit coupled to the dynamic memory and to the execution logic and refreshing the computer instructions and the computer operands stored by said integrated circuit dynamic memory in response to execution by the execution logic of at least one of the computer instructions stored by said integrated circuit dynamic memory.
Claim 81
Dependent Claim
134 words
An integrated circuit stored program computer comprising: an integrated circuit dynamic memory storing a program of computer instructions and storing computer operands; integrated circuit execution logic coupled to the dynamic memory and executing the computer instructions stored by said integrated circuit dynamic memory, said integrated circuit execution logic including a processing logic circuit processing the computer operands stored by said dynamic memory in response to execution of at least one of the computer instructions stored by said integrated circuit dynamic memory; and a refresh circuit coupled to the dynamic memory and to the execution logic and refreshing the computer instructions and the computer operands stored by said integrated circuit dynamic memory in response to execution by the execution logic of at least one of the computer instructions stored by said integrated circuit dynamic memory.
Claim 82
Dependent Claim
104 words
An integrated circuit stored program computer as set forth in claim 52, further comprising an integrated circuit read only memory storing a program of computer instructions and storing computer operands, wherein said processing logic circuit includes a read only memory processing circuit coupled to the read only memory and processing a computer operand stored by said read only memory in response to a first type of computer instruction stored by said read only memory and a dynamic memory processing circuit processing a computer operand stored by said dynamic memory in response to a second type of computer instruction stored by said read only memory.
Claim 83
Dependent Claim
79 words
An integrated circuit stored program computer as set forth in claim 52, further comprising an integrated circuit read only memory storing a program of computer instructions and storing computer operands, and wherein said integrated circuit execution logic includes a read only memory processing circuit coupled to the read only memory and processing the computer operands stored by said read only memory in response to execution of at least one of the computer instructions stored by said read only memory.
Claim 84
Dependent Claim
112 words
An integrated circuit stored program computer as set forth in claim 52, further comprising an integrated circuit read only memory storing a program of computer instructions and storing computer operands, and wherein said integrated circuit execution logic includes a first arithmetic logic circuit performing an arithmetic operation with a computer operand stored by said read only memory in response to execution of a first type of arithmetic computer instruction stored by said read only memory and a second arithmetic logic circuit performing an arithmetic operation with a computer operand stored by said dynamic memory in response to execution of a second type of arithmetic computer instruction stored by said read only memory.
Claim 85
Dependent Claim
144 words
An integrated circuit stored program computer as set forth in claim 52, further comprising an integrated circuit read only memory storing a program of computer instructions and storing computer operands, and wherein said integrated circuit execution logic includes a first transfer logic circuit coupled to the read only memory and transferring to a computer instruction stored by said read only memory addressed by an instruction address operand stored by said read only memory in response to execution of a first type of transfer computer instruction stored by said read only memory and a second transfer logic circuit coupled to the read only memory and transferring to a computer instruction stored by said read only memory addressed by an instruction address operand stored by said dynamic memory in response to execution of a second type of transfer computer instruction stored by said read only memory.
Claim 86
Dependent Claim
116 words
An integrated circuit stored program computer as set forth in claim 52, further comprising an integrated circuit read only memory coupled to the execution logic and storing a program of computer instructions and storing computer operands, and wherein said integrated circuit execution logic includes a first logic circuit performing a logical operation with a computer operand stored by said read only memory in response to execution of a first type of logical computer instruction stored by said read only memory and a second logic circuit performing a logical operation with a computer operand stored by said dynamic memory in response to execution of a second type of logical computer instruction stored by said read only memory.
Claim 87
Dependent Claim
120 words
An integrated circuit stored program computer as set forth in claim 52, further comprising an integrated circuit read only memory coupled to the execution logic and storing a program of computer instructions and storing computer operands, and wherein said integrated circuit execution logic includes a first index logic circuit performing an index operation with an index computer operand stored by said read only memory in response to execution of a first type of index computer instruction stored by said read only memory and a second index logic circuit performing an index operation with an index computer operand stored by said dynamic memory in response to execution of a second type of index computer instruction stored by said read only memory.
Claim 88
Dependent Claim
114 words
An integrated circuit stored program computer as set forth in claim 52, further comprising an integrated circuit read only memory coupled to the execution logic and storing a program of computer instructions and storing computer operands, and wherein said integrated circuit execution logic includes a first arithmetic logic circuit performing an arithmetic operation with a computer operand stored by said read only memory in response to execution of a multiple-byte arithmetic computer instruction stored by said read only memory and a second arithmetic logic circuit performing an arithmetic operation with a computer operand stored by said dynamic memory in response to execution of a single-byte arithmetic computer instruction stored by said read only memory.
Claim 89
Dependent Claim
112 words
An integrated circuit stored program computer as set forth in claim 52, further comprising an integrated circuit read only memory coupled to the execution logic and storing a program of computer instructions and storing computer operands, and wherein said integrated circuit execution logic includes a first logic circuit performing a logical operation with a computer operand stored by said read only memory in response to execution of a multiple-byte logical computer instruction stored by said read only memory and a second logic circuit performing a logical operation with a computer operand stored by said dynamic memory in response to execution of a single-byte logical computer instruction stored by said read only memory.
Claim 90
Dependent Claim
88 words
An integrated circuit stored program computer as set forth in claim 52, wherein said integrated circuit dynamic memory includes a plurality of memory pages storing a plurality of pages of data containing computer instructions and computer operands, said integrated circuit stored program computer further comprising a paging circuit coupled to the execution logic and selecting at least one of the plurality of memory pages of said integrated circuit dynamic memory in response to execution by the execution logic of a computer instruction stored by said read only memory.
Claim 91
Dependent Claim
219 words
An integrated circuit stored program computer as set forth in claim 52, further comprising: an integrated circuit read only memory storing a program of computer instructions; a read only memory address circuit generating a read only memory address; a read only memory accessing circuit coupled to the read only memory and to the read only memory address circuit, the read only memory accessing circuit accessing a computer instruction stored by said read only memory in response to the read only memory address generated by said read only memory address circuit; a dynamic memory address circuit generating a dynamic memory address; and a dynamic memory accessing circuit coupled to the dynamic memory and to the dynamic memory address circuit, the dynamic memory accessing circuit accessing a computer operand stored by said dynamic memory in response to the dynamic memory address generated by said dynamic memory address circuit, wherein the execution logic is coupled to receive and execute said accessed computer instruction stored by the read only memory and to receive and process said accessed operand stored by the dynamic memory, and wherein at least a part of the time for accessing a computer instruction stored by said read only memory is coincident with at least a part of the time for accessing a computer operand stored by said dynamic memory.
Claim 92
Dependent Claim
94 words
An integrated circuit stored program computer as set forth in claim 52, further comprising an integrated circuit read only memory storing a program of computer instructions, an integrated circuit read only memory accessing circuit accessing a computer instruction stored by said read only memory, an integrated circuit dynamic memory accessing circuit accessing a computer operand stored by said dynamic memory, and an accessing control circuit controlling overlapping accessing of a computer instruction from said read only memory and a computer operand from said dynamic memory in response to a command from the execution logic.
Claim 93
Dependent Claim
48 words
An integrated circuit stored program computer as set forth in claim 52, wherein said integrated circuit execution logic includes a storing circuit storing a sixteen-bit computer instruction address in said dynamic memory in response to execution of an eight-bit computer instruction stored by said integrated circuit dynamic memory.
Claim 94
Dependent Claim
77 words
An integrated circuit stored program computer as set forth in claim 52, further comprising an integrated circuit read only memory storing eight-bit computer instructions, wherein said dynamic memory includes at least one storing location storing a sixteen-bit computer operand, and wherein said processing logic circuit includes a sixteen bit processing logic circuit processing a sixteen-bit computer operand stored by said dynamic memory in response to execution of an eight-bit computer instruction stored by said read only memory.
Claim 95
Dependent Claim
69 words
An integrated circuit stored program computer as set forth in claim 52, further comprising an integrated circuit read only memory storing eight-bit computer instructions and storing sixteen-bit computer operands, and wherein said integrated circuit execution logic includes a loading circuit loading a sixteen-bit computer operand from said read only memory into said dynamic memory in response to execution of an eight-bit computer instruction stored by said read only memory.
Claim 96
Dependent Claim
111 words
A data processing system comprising: an integrated circuit read only memory storing processor instructions; an integrated circuit dynamic memory storing processed information in response to a memory refresh signal; and an execution circuit coupled to the read only memory and to the dynamic memory and executing the instructions stored by said read only memory, said execution circuit including (a) a processing logic circuit processing the information stored by said dynamic memory in response to execution of an instruction stored by said read only memory and (b) a synchronization circuit generating the memory refresh signal in synchronization with and in response to execution of an instruction stored by said read only memory.
Claim 97
Dependent Claim
111 words
A data processing system comprising: an integrated circuit read only memory storing processor instructions; an integrated circuit dynamic memory storing processed information in response to a memory refresh signal; and an execution circuit coupled to the read only memory and to the dynamic memory and executing the instructions stored by said read only memory, said execution circuit including (a) a processing logic circuit processing the information stored by said dynamic memory in response to execution of an instruction stored by said read only memory and (b) a synchronization circuit generating the memory refresh signal in synchronization with and in response to execution of an instruction stored by said read only memory.
Claim 98
Dependent Claim
26 words
A data processing system as set forth in claim 67, wherein said processing logic circuit and said synchronization circuit are implemented on multiple integrated circuit chips.
Claim 99
Dependent Claim
80 words
A data processing system as set forth in claim 61, wherein said read only memory includes an instruction read only memory storing an eight-bit instruction, wherein said dynamic memory includes an operand dynamic memory storing sixteen-bit information in response to the refresh signal, and wherein said processing logic circuit includes a sixteen-bit processing logic circuit processing the sixteen-bit information stored by said operand dynamic memory in response to execution of an eight-bit instruction stored by said instruction read only memory.
Claim 100
Dependent Claim
141 words
A data processing system comprising: an integrated circuit read only memory storing processor instructions: an integrated circuit dynamic memory storing processed information in response to a memory refresh signal; and an execution circuit coupled to the read only memory and to the dynamic memory and executing the instructions stored by said read only memory, said execution circuit including (a) a micro-operation circuit generating a plurality of sequential micro-operations in response to an instruction stored by said read only memory, (b) a processing logic circuit coupled to said dynamic memory and to said micro-operation circuit and processing the information stored by said dynamic memory by execution of the plurality of sequential micro-operations, and a synchronization circuit coupled to said said processing logic circuit and generating the memory refresh signal in synchronization with and in response to execution of an instruction responsive micro-operation.
Claim 101
Dependent Claim
141 words
A data processing system comprising: an integrated circuit read only memory storing processor instructions: an integrated circuit dynamic memory storing processed information in response to a memory refresh signal; and an execution circuit coupled to the read only memory and to the dynamic memory and executing the instructions stored by said read only memory, said execution circuit including (a) a micro-operation circuit generating a plurality of sequential micro-operations in response to an instruction stored by said read only memory, (b) a processing logic circuit coupled to said dynamic memory and to said micro-operation circuit and processing the information stored by said dynamic memory by execution of the plurality of sequential micro-operations, and a synchronization circuit coupled to said said processing logic circuit and generating the memory refresh signal in synchronization with and in response to execution of an instruction responsive micro-operation.
Claim 102
Dependent Claim
115 words
A data processing system as set forth in claim 67, wherein said execution circuit includes: a single byte accessing circuit accessing a single byte instruction stored by said read only memory; a single byte execution circuit executing the single byte instruction accessed by said single byte accessing circuit; a double byte accessing circuit accessing a double byte instruction stored by said read only memory; a double byte execution circuit executing the double byte instruction accessed by said double byte accessing circuit; a triple byte accessing circuit accessing a triple byte instruction stored by said read only memory; and a triple byte execution circuit executing the triple byte instruction accessed by said triple byte accessing circuit.
Claim 103
Dependent Claim
129 words
A data processing system as set forth in claim 67, wherein said processing logic circuit includes a loading circuit loading digital information that is stored by said read only memory into said dynamic memory, said loading circuit including: an instruction accessing circuit accessing a load instruction from said read only memory; an operand accessing circuit accessing the stored digital information to be loaded from said read only memory in response to execution of the load insturction accessed from said read only memory by said instruction accessing circuit; and a storing circuit storing the digital information accessed from said read only memory by said operand accessing circuit in said dynamic memory in response to execution of the load instruction accessed from said read only memory by said instruction accessing circuit.
Claim 104
Dependent Claim
46 words
A data processing system as set forth in claim 67, further comprising: a display displaying information in response to a display refresh signal and a display refresh circuit generating the display refresh signal in response to execution responsive processing of information stored by said dynamic memory.
Claim 105
Dependent Claim
132 words
A data processing system comprising: an integrated circuit read only memory storing processor instructions; an integrated circuit dynamic memory storing processed information in response to a memory refresh signal; and an execution circuit coupled to the read only memory and to the dynamic memory and executing the instructions stored by said read only memory, said execution circuit including (a) a micro-instruction logic circuit executing a plurality of micro-instructions in response to execution of an instruction stored by said read only memory, (b) a processing logic circuit processing the information stored by said dynamic memory in response to execution of at least one of the instruction responsive micro-instructions generated by said micro-instruction logic circuit, and (c) a synchronization circuit generating the memory refresh signal in response to execution of an instruction responsive micro-instruction.
Claim 106
Dependent Claim
132 words
A data processing system comprising: an integrated circuit read only memory storing processor instructions; an integrated circuit dynamic memory storing processed information in response to a memory refresh signal; and an execution circuit coupled to the read only memory and to the dynamic memory and executing the instructions stored by said read only memory, said execution circuit including (a) a micro-instruction logic circuit executing a plurality of micro-instructions in response to execution of an instruction stored by said read only memory, (b) a processing logic circuit processing the information stored by said dynamic memory in response to execution of at least one of the instruction responsive micro-instructions generated by said micro-instruction logic circuit, and (c) a synchronization circuit generating the memory refresh signal in response to execution of an instruction responsive micro-instruction.
Claim 107
Dependent Claim
129 words
A stored program computer comprising: a main memory storing computer instructions: an alterable integrated circuit memory storing alterable information in response to a refresh signal; and an execution circuit coupled to the main memory and to the alterable integrated circuit memory, the execution circuit executing the computer instructions stored by said main memory, said execution circuit including (a) a control circuit generating a sequence of control signals in response to execution of an instruction stored by said main memory wherein at least one of said sequence of control signals is the refresh signal, and (b) a processing circuit processing the information stored by said alterable integrated circuit memory in response to at least one of the control signals in the sequence of control signals generated by said control circuit.
Claim 108
Dependent Claim
129 words
A stored program computer comprising: a main memory storing computer instructions: an alterable integrated circuit memory storing alterable information in response to a refresh signal; and an execution circuit coupled to the main memory and to the alterable integrated circuit memory, the execution circuit executing the computer instructions stored by said main memory, said execution circuit including (a) a control circuit generating a sequence of control signals in response to execution of an instruction stored by said main memory wherein at least one of said sequence of control signals is the refresh signal, and (b) a processing circuit processing the information stored by said alterable integrated circuit memory in response to at least one of the control signals in the sequence of control signals generated by said control circuit.
Claim 109
Dependent Claim
26 words
A computer as set forth in claim 75, wherein said alterable integrated circuit memory includes a register storing alterable information in response to the refresh signal.
Claim 110
Dependent Claim
42 words
A computer as set forth in claim 75, wherein said main memory is an integrated circuit read only memory storing the instructions in read only form and wherein said computer is a monolithic computer implemented on a plurality of integrated circuit chips.
Claim 111
Dependent Claim
76 words
A computer as set forth in claim 75, wherein said alterable memory includes: an address register storing a memory address, an integrated circuit random access memory storing the alterable information, and an accessing circuit accessing alterable information stored by said integrated circuit random access memory at a location indicated by the memory address; and wherein said processing circuit is coupled to receive and process the alterable information stored at the location indicated by the memory address.
Claim 112
Dependent Claim
67 words
A digital processing system comprising: a dynamic memory storing digital data; a digital processor coupled to the dynamic memory and communicating data with the dynamic memory; a refresh circuit coupled to refresh the dynamic memory in response to a refresh signal; and a control circuit coupled to communicate the refresh signal to the refresh circuit, the control circuit generating the refresh signal at selected intervals of time.
Claim 113
Dependent Claim
67 words
A digital processing system comprising: a dynamic memory storing digital data; a digital processor coupled to the dynamic memory and communicating data with the dynamic memory; a refresh circuit coupled to refresh the dynamic memory in response to a refresh signal; and a control circuit coupled to communicate the refresh signal to the refresh circuit, the control circuit generating the refresh signal at selected intervals of time.
Claim 114
Dependent Claim
88 words
A digital processing system comprising: a dynamic memory storing digital data; a digital processor coupled to the dynamic memory and communicating data with the dynamic memory; a refresh circuit coupled to refresh the dynamic memory in response to a refresh signal and to inhibit communication of data between the dynamic memory and the digital processor while the dynamic memory is being refreshed; and a control circuit coupled to communicate the refresh signal to the refresh circuit, the control circuit generating the refresh signal at selected intervals of time.
Claim 115
Dependent Claim
88 words
A digital processing system comprising: a dynamic memory storing digital data; a digital processor coupled to the dynamic memory and communicating data with the dynamic memory; a refresh circuit coupled to refresh the dynamic memory in response to a refresh signal and to inhibit communication of data between the dynamic memory and the digital processor while the dynamic memory is being refreshed; and a control circuit coupled to communicate the refresh signal to the refresh circuit, the control circuit generating the refresh signal at selected intervals of time.
Claim 116
Dependent Claim
46 words
A digital processing system comprising: a dynamic memory storing digital data; a processor coupled to communicate data between the processor and the dynamic memory; and a refresh circuit coupled to refresh the dynamic memory with sufficient frequency to retain the data stored by the dynamic memory.
Claim 117
Dependent Claim
46 words
A digital processing system comprising: a dynamic memory storing digital data; a processor coupled to communicate data between the processor and the dynamic memory; and a refresh circuit coupled to refresh the dynamic memory with sufficient frequency to retain the data stored by the dynamic memory.
Claim 118
Dependent Claim
66 words
A digital processing system comprising: a dynamic memory storing digital data; a processor coupled to communicate data between the processor and the dynamic memory; and a refresh circuit coupled to refresh the dynamic memory with sufficient frequency to retain the data stored by the dynamic memory and to inhibit communication of data between the dynamic memory and the processor while the dynamic memory is being refreshed.
Claim 119
Dependent Claim
66 words
A digital processing system comprising: a dynamic memory storing digital data; a processor coupled to communicate data between the processor and the dynamic memory; and a refresh circuit coupled to refresh the dynamic memory with sufficient frequency to retain the data stored by the dynamic memory and to inhibit communication of data between the dynamic memory and the processor while the dynamic memory is being refreshed.
References Cited (Backward Citations)
US3088661A
Cited
US3012724A
Cited
US3142820A
Cited
US3187321A
Cited
US3209074A
Cited
US3248708A
Cited
US3389404A
Cited
US3346853A
Cited
US3297107A
Cited
US3315235A
Cited
US3332071A
Cited
US3398241A
Cited
US3406379A
Cited
US3356836A
Cited
US3487369A
Cited
US3509329A
Cited
US3462742A
Cited
US3515792A
Cited
US3515792B1
Cited
US3560933A
Cited
US3588353A
Cited
US3566365A
Cited
US3631408A
Cited
US3778774A
Cited
US3566366A
Cited
US3654708A
Cited
US3566370A
Cited
US3641496A
Cited
US3593306A
Cited
US3596256A
Cited
US3646522A
Cited
US3657705A
Cited
US3634883A
Cited
US3648255A
Cited
US3681756A
Cited
US3688271A
Cited
US3685027A
Cited
US3686637A
Cited
US3702988A
Cited
US3679875A
Cited
US3727190A
Cited
US3747069A
Cited
US3744030A
Cited
US3740725A
Cited
US3737863A
Cited
US3775756A
Cited
US3810106A
Cited
US3878514A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-01-22 | 1993-07-24 | 1994-01-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-01-22 | 1997-07-24 | 1998-01-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-01-22 | 2001-07-24 | 2002-01-23 | $7700.00 | Window Closed / Lapsed |