Patent US4889584A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4889584A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of producing conductor circuit boards

Assignee: Meiko Electronics Co Ltd
•
Filing: 1989-03-31
•
Granted: 1989-12-26
•
Expires: 2009-03-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method suited for producing a conductor circuit board having a high-density, fine circuit pattern. Conductor circuits and dummy circuits are formed on the surface of a planar, electrically conductive substrate, and after removing a resist mask, unnecessary dummy circuits are removed. A thin metal film is formed over the surface of the conductive substrate and the surfaces of the conductor circuits and remaining dummy circuits. An insulating substrate is superposed on the surface of the conductive substrate on which the thin metal film is formed, and the two substrates are pressure-bonded together with heat applied thereto. Subsequently, only the conductive substrate is removed, and exposed portions of the thin metal film are removed by etching. In the case of producing a conductor circuit board with a through hole, a through hole is formed after the step of separating the conductive substrate, and then through-hole plating is carried out, followed by the removal of exposed portions of the thin metal film by etching.

Inventors

  • 👤 Tatsuo Wada
  • 👤 Toshiro Miki
  • 👤 Masamitsu Takenaka

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 03:54
CPC Classifications
H; H05; H05K; H05K3/00; H05K3/10; H05K3/20; H05K3/205; H05K2201/00; H05K2201/09; H05K2201/09209; H05K2201/09654; H05K2201/09781; H05K2203/00; H05K2203/01; H05K2203/0147; H05K2203/0152; H05K2203/03; H05K2203/0307; H05K2203/05; H05K2203/0502; H05K2203/0542; H05K2203/07; H05K2203/0703; H05K2203/0723; H05K2203/0726; H05K3/38; H05K3/382; H05K3/40; H05K3/42; H05K3/425; H05K3/428; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/49155; Y10T29/49165

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 172 words
A method of producing a conductor circuit board, comprising the steps of: forming a resist mask on a surface of a planar, electrically conductive substrate except portions thereof on which conductor circuits and dummy circuit are to be formed, said dummy circuit being formed between and close to conductor circuits which are isolated from each other; forming said conductor circuits and said dummy circuit on the surface of said electrically conductive substrate by electroplating; removing said resist mask from said electrically conductive substrate; forming a thin metal film over the surface of said electrically conductive substrate and surfaces of said conductor circuits; superposing an insulating substrate on the surface of said electrically conductive substrate on which said conductor circuits and said thin metal film are formed, and pressure-bonding said insulating substrate and said electrically conductive substrate together to obtain a laminate; separating only said electrically conductive substrate from said laminate, to obtain a circuit board; and removing portions of said thin metal film which electrically connect between said conductor circuits, by etching.
Claim 2
Independent Claim 172 words
A method of producing a conductor circuit board, comprising the steps of: forming a resist mask on a surface of a planar, electrically conductive substrate except portions thereof on which conductor circuits and dummy circuit are to be formed, said dummy circuit being formed between and close to conductor circuits which are isolated from each other; forming said conductor circuits and said dummy circuit on the surface of said electrically conductive substrate by electroplating; removing said resist mask from said electrically conductive substrate; forming a thin metal film over the surface of said electrically conductive substrate and surfaces of said conductor circuits; superposing an insulating substrate on the surface of said electrically conductive substrate on which said conductor circuits and said thin metal film are formed, and pressure-bonding said insulating substrate and said electrically conductive substrate together to obtain a laminate; separating only said electrically conductive substrate from said laminate, to obtain a circuit board; and removing portions of said thin metal film which electrically connect between said conductor circuits, by etching.
Claim 3
Dependent Claim 25 words
The method according to claim 1, wherein at least part of said dummy circuit is removed before said step of forming said thin metal film.
Claim 4
Dependent Claim 78 words
The method according to claim 1, wherein said electroplating is carried out under conditions that said electrically conductive substrate serving as a cathode is opposed to a planar anode with an interelectrode distance of 3 to 30 mm therebetween, and a plating solution of 45° to 70° C. is supplied between said anode and said cathode at a plating-solution contact speed of 6 to 12 m/sec and with a current density of 0.15 to 4.0 A/cm 2 applied.
Claim 5
Dependent Claim 16 words
The method according to claim 1, wherein said thin metal film comprises a thin copper film.
Claim 6
Dependent Claim 85 words
The method according to claim 4, wherein said thin copper film is formed by electroplating which is carried out under conditions that said electrically conductive substrate serving as a cathode is opposed to a planar anode with an interelectrode distance of 3 to 30 mm therebetween, and a plating solution of 45° to 70° C. is supplied between said anode and said cathode at a plating-solution contact speed of 6 to 12 m/sec and with a current density of 0.15 to 4.0 A/cm 2 applied.
Claim 7
Independent Claim 225 words
A method of producing a conductor circuit board, comprising the steps of: forming a resist mask on a surface of a planar, electrically conductive substrate except portions thereof on which conductor circuits and dummy circuit are to be formed, said dummy circuit being formed between and close to conductor circuits which are isolated from each other; forming said conductor circuits and said dummy circuit on the surface of said electrically conductive substrate by electroplating; removing said resist mask from said electrically conductive substrate; forming a thin metal film over the surface of said electrically conductive substrate and surfaces of said conductor circuits; sandwiching an insulating substrate between two electrically conductive substrates formed by the above-mentioned steps and having first and second circuit patterns, respectively, the surface of each of said two electrically conductive substrates on which said conductor circuits and said thin metal film are formed facing said insulating substrate, and pressure-bonding said insulating substrate and said two electrically conductive substrates together to obtain a laminate; separating only said two electrically conductive substrates from said laminate, to obtain a circuit board; forming a through hole in said circuit board, and subjecting an inner surface of said through hole and both surfaces of said circuit board to through-hole plating; and removing portions of said thin metal film which electrically connect between said conductor circuits, by etching.
Claim 8
Independent Claim 225 words
A method of producing a conductor circuit board, comprising the steps of: forming a resist mask on a surface of a planar, electrically conductive substrate except portions thereof on which conductor circuits and dummy circuit are to be formed, said dummy circuit being formed between and close to conductor circuits which are isolated from each other; forming said conductor circuits and said dummy circuit on the surface of said electrically conductive substrate by electroplating; removing said resist mask from said electrically conductive substrate; forming a thin metal film over the surface of said electrically conductive substrate and surfaces of said conductor circuits; sandwiching an insulating substrate between two electrically conductive substrates formed by the above-mentioned steps and having first and second circuit patterns, respectively, the surface of each of said two electrically conductive substrates on which said conductor circuits and said thin metal film are formed facing said insulating substrate, and pressure-bonding said insulating substrate and said two electrically conductive substrates together to obtain a laminate; separating only said two electrically conductive substrates from said laminate, to obtain a circuit board; forming a through hole in said circuit board, and subjecting an inner surface of said through hole and both surfaces of said circuit board to through-hole plating; and removing portions of said thin metal film which electrically connect between said conductor circuits, by etching.
Claim 9
Dependent Claim 25 words
The method according to claim 6, wherein at least part of said dummy circuit is removed before said step of forming said thin metal film.
Claim 10
Dependent Claim 78 words
The method according to claim 6, wherein said electroplating is carried out under conditions that said electrically conductive substrate serving as a cathode is opposed to a planar anode with an interelectrode distance of 3 to 30 mm therebetween, and a plating solution of 45° to 70° C. is supplied between said anode and said cathode at a plating-solution contact speed of 6 to 12 m/sec and with a current density of 0.15 to 4.0 A/cm 2 applied.
Claim 11
Dependent Claim 16 words
The method according to claim 6, wherein said thin metal film comprises a thin copper film.
Claim 12
Dependent Claim 85 words
The method according to claim 9, wherein said thin copper film is formed by electroplating which is carried out under conditions that said electrically conductive substrate serving as a cathode is opposed to a planar anode with an interelectrode distance of 3 to 30 mm therebetween, and a plating solution of 45° to 70° C. is supplied between said anode and said cathode at a plating-solution contact speed of 6 to 12 m/sec and with a current density of 0.15 to 4.0 A/cm 2 applied.

References Cited (Backward Citations)

US2984595A Cited
US2984597A Cited
JPS58123793A Cited
US4790902A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-12-25 1993-06-26 1993-12-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-12-25 1997-06-26 1997-12-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-12-25 2001-06-26 2001-12-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag