Patent US4888588A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4888588A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital trigger

Assignee: Tektronix Inc
•
Filing: 1988-10-17
•
Granted: 1989-12-19
•
Expires: 2008-10-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A digital trigger for a digitizing instrument having multiple analog-to-digital converters employed in interleaved fashion and in which the clock phase and period of a trigger point can be accurately determined. The digital trigger includes a digital comparator for comparing the output signals of each analog-to-digital converter to a trigger threshold level to generate a trigger signal at the output of the comparator if a trigger point occurs on the output signal. The outputs of the collective digital comparators are routed to decoding logic which generates a digital signal that indicates the phase of the clock period in which the trigger point occurred. The outputs of collective digital comparators are also logically ORed together for detecting if a trigger point occurred during a clock period.

Inventors

  • 👤 Daniel M. Castagnozzi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 08:36
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/04; H; H03; H03M; H03M1/00; H03M1/06; H03M1/0617; H03M1/0675; H03M1/12; H03M1/14

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 89 words
A digital trigger, comprising: a plurality of analog-to-digital converters for sampling an analog signal, each of said converters sampling the analog signal at a different phase of a clock period; comparator means for comparing the output signal of each analog-to-digital converter to a trigger threshold level to generate a trigger signal if a trigger point occurs on the output signal; and means for evaluating the output signals of the collective comparator means generated during the same clock period to determine the clock phase in which the trigger point occurred.
Claim 2
Dependent Claim 89 words
A digital trigger, comprising: a plurality of analog-to-digital converters for sampling an analog signal, each of said converters sampling the analog signal at a different phase of a clock period; comparator means for comparing the output signal of each analog-to-digital converter to a trigger threshold level to generate a trigger signal if a trigger point occurs on the output signal; and means for evaluating the output signals of the collective comparator means generated during the same clock period to determine the clock phase in which the trigger point occurred.
Claim 3
Dependent Claim 36 words
The digital trigger of claim 1 wherein the evaluating means comprises decoding logic coupled to the comparator means for generating a signal that indicates the phase of the clock period in which the trigger point occurred.
Claim 4
Dependent Claim 30 words
The digital trigger of claim 1 including a multiphase clock circuit having a plurality of clocks each clocking an analog-to-digital converter during a different phase of the multiphase clock period.
Claim 5
Dependent Claim 52 words
The digital trigger of claim 1 wherein the comparator means comprises a digital comparator for comparing the digitized value of a trigger threshold level against the digitized output signal of the analog-to-digital converter, the comparator generating a trigger signal if the digitized output signal exceeds the value of the trigger threshold level.
Claim 6
Dependent Claim 19 words
The digital circuit of claim 1 including means for detecting if a trigger signal occurred during a clock period.
Claim 7
Dependent Claim 152 words
A digital trigger for a digitizing instrument, comprising: a clock circuit having a plurality of separate clocks each generating a clock pulse during a different phase of a clock period and a system clock for generating a system clock signal defining the clock period; a plurality of analog-to-digital converters for sampling an analog signal, each of said converters clocked by the signal of a different clock so as to sample the analog signal during each phase of the clock period; a digital comparator for comparing the output signal of each analog-to-digital converter to a trigger threshold level to generate a trigger signal at the output of the comparator means if a trigger point occurs on the output signal; means for evaluating the output signals of the digital comparators to determine the clock phase in which a trigger point occurred; and means for detecting if a trigger point occurred during a clock period.
Claim 8
Dependent Claim 152 words
A digital trigger for a digitizing instrument, comprising: a clock circuit having a plurality of separate clocks each generating a clock pulse during a different phase of a clock period and a system clock for generating a system clock signal defining the clock period; a plurality of analog-to-digital converters for sampling an analog signal, each of said converters clocked by the signal of a different clock so as to sample the analog signal during each phase of the clock period; a digital comparator for comparing the output signal of each analog-to-digital converter to a trigger threshold level to generate a trigger signal at the output of the comparator means if a trigger point occurs on the output signal; means for evaluating the output signals of the digital comparators to determine the clock phase in which a trigger point occurred; and means for detecting if a trigger point occurred during a clock period.
Claim 9
Dependent Claim 121 words
The digital trigger of claim 6 wherein the comparator means comprises: a data register for accepting the output signal of the analog-to-digital converter on the clock signal of the separate clock; synchronization circuitry clocked to receive the output signal from the data register on each clock signal of the system clock to synchronize the output signals of the analog-to-digital converters; a storage register clocked to receive the output signal from the synchronization circuitry on a clock signal of the system clock; and a digital comparator for comparing the digital value of a trigger threshold level against the output signal within the storage register, the comparator generating a trigger signal if the output signal exceeds the value of the trigger threshold level.
Claim 10
Dependent Claim 99 words
In a digitizing instrument wherein the instrument includes a plurality of analog-to-digital converters for sampling an analog signal, each of said converters sampling at a different phase of a clock period, a method of determining the phase of the clock period in which a trigger point occurs, comprising: comparing the digital output signal of each analog-to-digital converter means against a trigger threshold level to generate a trigger signal if a trigger point occurs on the output signal; and evaluating the results of the above comparisons generated during a clock period to determine in which phase a trigger point occurred.
Claim 11
Dependent Claim 99 words
In a digitizing instrument wherein the instrument includes a plurality of analog-to-digital converters for sampling an analog signal, each of said converters sampling at a different phase of a clock period, a method of determining the phase of the clock period in which a trigger point occurs, comprising: comparing the digital output signal of each analog-to-digital converter means against a trigger threshold level to generate a trigger signal if a trigger point occurs on the output signal; and evaluating the results of the above comparisons generated during a clock period to determine in which phase a trigger point occurred.
Claim 12
Dependent Claim 16 words
The method of claim 8 including synchronizing the output signals of the analog-to-digital converters before evaluation.
Claim 13
Dependent Claim 25 words
The method of claim 8 including logically ORing the results of the above comparisons to determine if a trigger point occurred during a clock period.

References Cited (Backward Citations)

US4578667A Cited
US4656598A Cited
US4755951A Cited
US4791404A Cited
US4768017A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-12-18 1993-06-19 1993-12-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-12-18 1997-06-19 1997-12-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-12-18 2001-06-19 2001-12-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag