US4768017A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuit for providing high sampling rate resolution using slow sampling rate
Assignee: SONOTEK Inc
•
Filing: 1987-07-22
•
Granted: 1988-08-30
•
Expires: 2007-07-22
Abstract
Abstract The disclosure relates to a circuit using a relatively inexpensive low sampling rate resolution A/D converter for sampling repetitive signals which provides resolution far superior to that obtained normally from the converter being used. This is accomplished by providing a programmable variable delay which delays the system clock signal with respect to the trigger signal and controls the A/D converter with the delayed clock signal. The A/D converter receives input signal initiated by a flip flop responsive to a system start signal and the clock signal. The delay is varied for successive sampling of the repetitive signal received from the system under test so that sampling takes place at numerous points along the test signal. The converted signals are stored under joint control of the delayed clock signals and the output of the initiating signal from the flip flop. A gated clock circuit is used where an externally generated trigger is being used.
Inventors
- 👤 James H. Gordon
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 22:57
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/20
Claims Analysis
Total Claims: 27
Claim 1
Independent Claim
111 words
A converter system for sampling a repetitive series of pulses which comprises, in combination: (a) clock means for producing a series of equally spaced clock signals; (b) trigger means responsive to a predetermined start signal and a said clock signal for providing a trigger signal; (c) controllable repeatable variable delay means including means to control the amount of delay in a regular pattern for delaying said clock signals for a predetermined delay period as determined by said means to control the amount of delay; and (d) an analog to digital converter having predetermined maximum sampling rate, controlled by said delayed clock signals, for receiving input signals initiated by said trigger signal.
Claim 2
Dependent Claim
111 words
A converter system for sampling a repetitive series of pulses which comprises, in combination: (a) clock means for producing a series of equally spaced clock signals; (b) trigger means responsive to a predetermined start signal and a said clock signal for providing a trigger signal; (c) controllable repeatable variable delay means including means to control the amount of delay in a regular pattern for delaying said clock signals for a predetermined delay period as determined by said means to control the amount of delay; and (d) an analog to digital converter having predetermined maximum sampling rate, controlled by said delayed clock signals, for receiving input signals initiated by said trigger signal.
Claim 3
Dependent Claim
21 words
A converter system as set forth in claim 1, further including memory means for storing converted data received from said converter.
Claim 4
Dependent Claim
137 words
A converter system for sampling a repetitive series of pulses which comprises, in combination: (a) clock means for producing a series of equally spaced clock signals; (b) trigger means responsive to a predetermined start signal and a said clock signal for providing a trigger signal; (c) controllable variable delay means including means to control the amount of delay for delaying said clock signals for a predetermined delay period as determined by said means to control the amount of delay; (d) an analog to digital converter having predetermined maximum sampling rate, controlled by said delayed clock signals, for receiving input signals initiated by said trigger signal, (e) memory means for storing converted data received from said converter; and (f) control means responsive to said delayed clock signals and enabled by said trigger signal for controlling said memory means.
Claim 5
Dependent Claim
137 words
A converter system for sampling a repetitive series of pulses which comprises, in combination: (a) clock means for producing a series of equally spaced clock signals; (b) trigger means responsive to a predetermined start signal and a said clock signal for providing a trigger signal; (c) controllable variable delay means including means to control the amount of delay for delaying said clock signals for a predetermined delay period as determined by said means to control the amount of delay; (d) an analog to digital converter having predetermined maximum sampling rate, controlled by said delayed clock signals, for receiving input signals initiated by said trigger signal, (e) memory means for storing converted data received from said converter; and (f) control means responsive to said delayed clock signals and enabled by said trigger signal for controlling said memory means.
Claim 6
Dependent Claim
114 words
A converter system for sampling a repetitive series of pulses which comprises, in combination: (a) clock means for producing a series of equally spaced clock signals; (b) trigger means responsive to a predetermined start signal and a said clock signal for providing a trigger signal; (c) controllable variable delay means including means to control the amount of delay for delaying said clock signals for a predetermined delay period as determined by said means to control the amount of delay; and (d) an analog to digital converter having predetermined maximum sampling rate, controlled by said delayed clock signals, for receiving input signals initiated by said trigger signal; wherein said trigger means is a flip flop.
Claim 7
Dependent Claim
114 words
A converter system for sampling a repetitive series of pulses which comprises, in combination: (a) clock means for producing a series of equally spaced clock signals; (b) trigger means responsive to a predetermined start signal and a said clock signal for providing a trigger signal; (c) controllable variable delay means including means to control the amount of delay for delaying said clock signals for a predetermined delay period as determined by said means to control the amount of delay; and (d) an analog to digital converter having predetermined maximum sampling rate, controlled by said delayed clock signals, for receiving input signals initiated by said trigger signal; wherein said trigger means is a flip flop.
Claim 8
Dependent Claim
17 words
A converter system as set forth in claim 2 wherein said trigger means is a flip flop.
Claim 9
Dependent Claim
17 words
A converter system as set forth in claim 3 wherein said trigger means is a flip flop.
Claim 10
Dependent Claim
118 words
A converter system for sampling a repetitive series of pulses which comprises, in combination: (a) clock means for producing a series of equally spaced clock signals; (b) trigger means responsive to a predetermined start signal and a said clock signal for providing a trigger signal; (c) controllable variable delay means including means to control the amount of delay for delaying said clock signals for a predetermined delay period as determined by said means to control the amount of delay; (d) an analog to digital converter having predetermined maximum sampling rate, controlled by said delayed clock signals, for receiving input signals initiated by said trigger signal; and (e) external event and repeatable signal input means connected to said converter.
Claim 11
Dependent Claim
118 words
A converter system for sampling a repetitive series of pulses which comprises, in combination: (a) clock means for producing a series of equally spaced clock signals; (b) trigger means responsive to a predetermined start signal and a said clock signal for providing a trigger signal; (c) controllable variable delay means including means to control the amount of delay for delaying said clock signals for a predetermined delay period as determined by said means to control the amount of delay; (d) an analog to digital converter having predetermined maximum sampling rate, controlled by said delayed clock signals, for receiving input signals initiated by said trigger signal; and (e) external event and repeatable signal input means connected to said converter.
Claim 12
Dependent Claim
22 words
A converter system as set forth in claim 2, further including external event and repeatable signal input means connected to said converter.
Claim 13
Dependent Claim
22 words
A converter system as set forth in claim 3, further including external event and repeatable signal input means connected to said converter.
Claim 14
Dependent Claim
22 words
A converter system as set forth in claim 4, further including external event and repeatable signal input means connected to said converter.
Claim 15
Dependent Claim
22 words
A converter system as set forth in claim 5, further including external event and repeatable signal input means connected to said converter.
Claim 16
Dependent Claim
22 words
A converter system as set forth in claim 6, further including external event and repeatable signal input means connected to said converter.
Claim 17
Dependent Claim
126 words
A converter system for sampling a repetitive series of pulses which comprises, in combination: (a) clock means for producing a series of equally spaced clock signals; (b) trigger means responsive to a predetermined start signal and a said clock signal for providing a trigger signal; (c) controllable variable delay means including means to control the amount of delay for delaying said clock signals for a predetermined delay period as determined by said means to control the amount of delay; (d) an analog to digital converter having predetermined maximum sampling rate, controlled by said delayed clock signals, for receiving input signals initiated by said trigger signal; (e) wherein said clock means is a gated clock which is gated by a delayed said start signal of predetermined delay.
Claim 18
Dependent Claim
126 words
A converter system for sampling a repetitive series of pulses which comprises, in combination: (a) clock means for producing a series of equally spaced clock signals; (b) trigger means responsive to a predetermined start signal and a said clock signal for providing a trigger signal; (c) controllable variable delay means including means to control the amount of delay for delaying said clock signals for a predetermined delay period as determined by said means to control the amount of delay; (d) an analog to digital converter having predetermined maximum sampling rate, controlled by said delayed clock signals, for receiving input signals initiated by said trigger signal; (e) wherein said clock means is a gated clock which is gated by a delayed said start signal of predetermined delay.
Claim 19
Dependent Claim
29 words
A converter system as set forth in claim 2 wherein said clock means is a gated clock which is gated by a delayed said start signal of predetermined delay.
Claim 20
Dependent Claim
29 words
A converter system as set forth in claim 3 wherein said clock means is a gated clock which is gated by a delayed said start signal of predetermined delay.
Claim 21
Dependent Claim
29 words
A converter system as set forth in claim 6 wherein said clock means is a gated clock which is gated be a delayed said start signal of predetermined delay.
Claim 22
Dependent Claim
29 words
A converter system as set forth in claim 7 wherein said clock means is a gate clock which is gated by a delayed said start signal of predetermined delay.
Claim 23
Dependent Claim
29 words
A converter system as set forth in claim 8 wherein said clock means is a gated clock which is gated by a delayed said start signal of predetermined delay.
Claim 24
Dependent Claim
29 words
A converter system as set forth in claim 9 wherein said clock means is a gated clock which is gated by a delayed said start signal of predetermined delay.
Claim 25
Dependent Claim
29 words
A converter system as set forth in claim 12 wherein said clock means is a gated clock which is gated by a delayed said start signal of predetermined delay.
Claim 26
Independent Claim
106 words
A method of sampling a repetitive series of pulses which comprises the steps of: (a) providing a series of equally spaced clock signals; (b) providing a trigger signal responsive to a predetermined start signal and a said clock signal; (c) providing a first series of substantially identically and controllably delayed ones of said clock signals; (d) providing a second series of substantially identically and controllably delayed ones of said clock signals; (e) providing an analog to digital converter having a predetermined maximum sampling rate and controlling said converter with said delayed clock signals; and (f) providing input signal to said converter intitiated by said trigger signal.
Claim 27
Independent Claim
106 words
A method of sampling a repetitive series of pulses which comprises the steps of: (a) providing a series of equally spaced clock signals; (b) providing a trigger signal responsive to a predetermined start signal and a said clock signal; (c) providing a first series of substantially identically and controllably delayed ones of said clock signals; (d) providing a second series of substantially identically and controllably delayed ones of said clock signals; (e) providing an analog to digital converter having a predetermined maximum sampling rate and controlling said converter with said delayed clock signals; and (f) providing input signal to said converter intitiated by said trigger signal.
References Cited (Backward Citations)
US4345241A
Cited
US4611194A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-08-30 | 1992-02-29 | 1992-08-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-08-30 | 1996-02-29 | 1996-08-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-08-30 | 2000-02-29 | 2000-08-30 | $7700.00 | Window Closed / Lapsed |