← Back to Patent Explorer
US4345241A Expired / Lapsed US ⏱️ 0.0 years remaining

Analog-to-digital conversion method and apparatus

Assignee: Tektronix Japan Corp
•
Filing: 1981-01-12
•
Granted: 1982-08-17
•
Expires: 2001-01-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A high speed analog-to-digital conversion method and apparatus including a plurality of parallel analog-to-digital converters is disclosed. A clock signal is applied to each of the analog-to-digital converters at different phase relation to increase the equivalent sampling frequency by multiplexing the outputs into a serial form. A reference signal such as a linear ramp or sawtooth signal is used to maintain the correct phase relation, thereby eliminating any errors due to differences in electrical characteristics among the analog-to-digital converters. Such correction may be performed automatically by using a CPU before digitizing an analog input signal or at any desired time.

Inventors

  • 👤 Sumio Takeuchi
  • 👤 Rikichi Murooka
  • 👤 Jun Sakamoto

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 22:39
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/06; H03M1/0617; H03M1/0624; H03M1/08; H03M1/0836; H03M1/12; H03M1/1205; H03M1/121; H03M1/1215

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 93 words
An analog-to-digital conversion apparatus, comprising: a plurality of analog-to-digital converters arranged in parallel for converting an analog input signal into a digital signal; clock signal generation means for driving said analog-to-digital converters at different phases to each other; a reference signal generator for generating a reference signal to be digitized by said analog-to-digital converters; and control means for controlling the phase relation of the clock signals from said clock signal generation means to be applied to each of said analog-to-digital converters in response to the outputs thereof when the reference signal is digitized.
Claim 2
Dependent Claim 93 words
An analog-to-digital conversion apparatus, comprising: a plurality of analog-to-digital converters arranged in parallel for converting an analog input signal into a digital signal; clock signal generation means for driving said analog-to-digital converters at different phases to each other; a reference signal generator for generating a reference signal to be digitized by said analog-to-digital converters; and control means for controlling the phase relation of the clock signals from said clock signal generation means to be applied to each of said analog-to-digital converters in response to the outputs thereof when the reference signal is digitized.
Claim 3
Dependent Claim 19 words
An analog-to-digital conversion apparatus in accordance with claim 1, wherein said reference signal generator is a ramp signal generator.
Claim 4
Dependent Claim 33 words
An analog-to-digital conversion apparatus in accordance with claim 2, wherein said control means includes arithmetic operation means for comparing the differences of digital outputs digitized by said analog-to-digital converters at sequential time points.
Claim 5
Dependent Claim 28 words
An analog-to-digital conversion apparatus in accordance with claim 3, wherein said arithmetic operation means takes the average of digital outputs digitized at different portions of the reference signal.
Claim 6
Dependent Claim 29 words
An analog-to-digital conversion apparatus in accordance with claim 1 further including multiplexing means for converting the parallel digital outputs from said plurality of analog-to-digital converters into a serial output.
Claim 7
Dependent Claim 89 words
An analog-to-digital conversion apparatus, comprising: a first analog-to-digital converter and a second analog-to-digital converter arranged in parallel; a clock generator for applying a clock signal of different phase to said first and second analog-to-digital converters; a reference signal generator for generating a reference signal; means for applying either an analog input signal or the reference signal to said first and second analog-to-digital converters; and phase control means for controlling the relative digitizing time of said first and second analog-to-digital converters in response to digitized data of the reference signal.
Claim 8
Dependent Claim 89 words
An analog-to-digital conversion apparatus, comprising: a first analog-to-digital converter and a second analog-to-digital converter arranged in parallel; a clock generator for applying a clock signal of different phase to said first and second analog-to-digital converters; a reference signal generator for generating a reference signal; means for applying either an analog input signal or the reference signal to said first and second analog-to-digital converters; and phase control means for controlling the relative digitizing time of said first and second analog-to-digital converters in response to digitized data of the reference signal.
Claim 9
Dependent Claim 30 words
An analog-to-digital conversion apparatus in accordance with claim 6 further including a multiplexer for converting the digital outputs from said first and second analog-to-digital converters into a serial digital data.
Claim 10
Dependent Claim 33 words
An analog-to-digital conversion apparatus in accordance with claim 6 or 7, wherein said clock generator includes a flip-flop to provide a complementary square wave operably coupled to said first and second analog-to-digital converters.
Claim 11
Dependent Claim 44 words
An analog-to-digital conversion apparatus in accordance with claim 8 wherein the complementary square wave is applied to said first analog-to-digital converter through a fixed delay line and to said second analog-to-digital converter through a variable delay circuit under control of said phase control means.
Claim 12
Dependent Claim 31 words
An analog-to-digital conversion apparatus in accordance with claim 8 wherein said phase control means controls the phase of the analog input signal to be applied to one of said analog-to-digital converters.
Claim 13
Dependent Claim 111 words
An analog-to-digital conversion method including first and second analog-to-digital converters, comprising the steps of: applying a reference signal to both of said first and second analog-to-digital converters; digitizing the reference signal at sequentially different time points by applying a clock signal of different phase to each other to said first and second analog-to-digital converters; performing arithmetic operation of sequential data digitized by said first and second analog-to-digital converters; controlling the phase of said clock signal for said second analog-to-digital converter to digitize exactly the center time point of two succeeding digitize times of said first analog-to-digital converter; and then applying an analog input signal to said first and second analog-to-digital converters.
Claim 14
Dependent Claim 111 words
An analog-to-digital conversion method including first and second analog-to-digital converters, comprising the steps of: applying a reference signal to both of said first and second analog-to-digital converters; digitizing the reference signal at sequentially different time points by applying a clock signal of different phase to each other to said first and second analog-to-digital converters; performing arithmetic operation of sequential data digitized by said first and second analog-to-digital converters; controlling the phase of said clock signal for said second analog-to-digital converter to digitize exactly the center time point of two succeeding digitize times of said first analog-to-digital converter; and then applying an analog input signal to said first and second analog-to-digital converters.
Claim 15
Dependent Claim 30 words
An analog-to-digital conversion method in accordance with claim 11 further including the step of multiplexing the digital outputs from said first and analog-to-digital converters to provide a serial digital output.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1985-08-16 1986-02-15 1986-08-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1989-08-16 1990-02-15 1990-08-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1993-08-16 1994-02-15 1994-08-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag