Patent US4887279A successfully refreshed from Google Patents.
US4887279A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Timing measurement for jitter display
Assignee: Tektronix Inc
•
Filing: 1988-09-19
•
Granted: 1989-12-12
•
Expires: 2008-09-19
Abstract
Abstract A timing measurement system for displaying data path and clock jitter moves an internal copy of the data clock with respect to the incoming data and clock to acquire sets of samples for each data path and the clock at sequential delay intervals. A reference time is established by examining the clock sets and determining skew extremes defined by the times when the values within a set are no longer all at one state and when the values are all at the other state. The skew extremes are averaged to establish the reference time. Likewise each data path set is examined to determine skew extremes, and the skew extremes are displayed as shaded areas with respect to the reference time for each data path. Also the clock signal is converted to a stable clock signal that is also compared in a like manner to the input clock to establish skew extremes that are displayed about the reference time as clock jitter.
Inventors
- 👤 Ronald P. Odenheimer
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 10:31
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/31708; G01R31/31709; G01R31/3181; G01R31/319; G01R31/31903; G01R31/31912
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
171 words
A method of displaying a jitter timing measurement for a digital signal path with respect to a reference clock signal comprising the steps of: acquiring a plurality of samples for a bit of a specified data word of a repetitive signal, the specified data word having a known value, from the digital signal path at each of a plurality of sample times relative to an edge of the specified data word for each cycle of the repetitive signal to produce a set of sample values for each sample time, the sample times being derived from the reference clock signal; examining each set to determine a first sample time for a first set where all the sample values are no longer all at a first state and a second sample time for a second step where all the sample values are all at a second state; and displaying the interval between the first sample time and the second sample time with respect to a reference time established by the reference clock signal.
Claim 2
Independent Claim
171 words
A method of displaying a jitter timing measurement for a digital signal path with respect to a reference clock signal comprising the steps of: acquiring a plurality of samples for a bit of a specified data word of a repetitive signal, the specified data word having a known value, from the digital signal path at each of a plurality of sample times relative to an edge of the specified data word for each cycle of the repetitive signal to produce a set of sample values for each sample time, the sample times being derived from the reference clock signal; examining each set to determine a first sample time for a first set where all the sample values are no longer all at a first state and a second sample time for a second step where all the sample values are all at a second state; and displaying the interval between the first sample time and the second sample time with respect to a reference time established by the reference clock signal.
Claim 3
Dependent Claim
45 words
A method as recited in claim 1 further comprising the steps of: deriving a stable clock signal from the reference clock signal; determining a clock jitter interval of the reference clock signal with respect to the stable clock signal; and displaying the clock jitter interval.
Claim 4
Independent Claim
149 words
A method of displaying a clock jitter timing measurement for a clock signal comprising the steps of deriving a stable clock signal from the clock signal; acquiring a plurality of samples of the clock signal at each of a plurality of sample times relative to an edge of the clock signal to produce a set of sample values for each sample time, the sample times being derived from the stable clock signal; examining each set to determine a first sample time for a first set where all the sample values are no longer all at a first state and a second sample time for a second set where all the sample values are all at a second state; and displaying the interval between the first sample time and the second sample time with respect to a reference time that is the average of the first and second sample times.
Claim 5
Independent Claim
149 words
A method of displaying a clock jitter timing measurement for a clock signal comprising the steps of deriving a stable clock signal from the clock signal; acquiring a plurality of samples of the clock signal at each of a plurality of sample times relative to an edge of the clock signal to produce a set of sample values for each sample time, the sample times being derived from the stable clock signal; examining each set to determine a first sample time for a first set where all the sample values are no longer all at a first state and a second sample time for a second set where all the sample values are all at a second state; and displaying the interval between the first sample time and the second sample time with respect to a reference time that is the average of the first and second sample times.
Claim 6
Independent Claim
163 words
An apparatus for displaying a jitter timing measurement for a digital signal path with respect to a reference clock signal comprises: means for acquiring a plurality of samples for a bit of a specified data word of a repetitive digital signal, the specified data word having a known value, from the digital signal path at each of a plurality of sample times relative to an edge of the specified bit to produce a set of sample values for each sample time, the sample times being derived from the reference clock signal; means for examining each set to determine a first sample time for a first set where all the sample values are no longer all at a first state and a second sample time for a second set where all the sample values are at a second state; and means for displaying the interval between the first and second sample times with respect to a reference time established by the reference clock signal.
Claim 7
Independent Claim
163 words
An apparatus for displaying a jitter timing measurement for a digital signal path with respect to a reference clock signal comprises: means for acquiring a plurality of samples for a bit of a specified data word of a repetitive digital signal, the specified data word having a known value, from the digital signal path at each of a plurality of sample times relative to an edge of the specified bit to produce a set of sample values for each sample time, the sample times being derived from the reference clock signal; means for examining each set to determine a first sample time for a first set where all the sample values are no longer all at a first state and a second sample time for a second set where all the sample values are at a second state; and means for displaying the interval between the first and second sample times with respect to a reference time established by the reference clock signal.
Claim 8
Dependent Claim
55 words
An apparatus as recited in claim 4 wherein the acquiring means comprises: means for identifying the specified data word; means for generating a delayed clock signal from the reference clock signal; and means for sampling the specified data word with the delayed clock signal to produce the sets of samples values for each sample time.
Claim 9
Dependent Claim
49 words
An apparatus as recited in claim 5 wherein the identifying means comprises: means for determining a start point for each cycle of the repetitive signal; and means for counting the reference clock signal to a predetermined count to produce a test reference signal corresponding to the specified data word.
Claim 10
Dependent Claim
54 words
An apparatus as recited in claim 4 further comprising: means for deriving a stable clock signal from the reference clock signal; means for determining a clock jitter interval of the reference clock signal with respect to the stable clock signal; and means for displaying the clock jitter interval with respect to the reference time.
Claim 11
Independent Claim
152 words
An apparatus for displaying a clock jitter timing measurement for a clock signal comprising: means for deriving a stable clock signal from the clock signal; means for acquiring a plurality of samples of the clock signal at each of a plurality of sample times relative to an edge of the clock signal to produce a set of sample values for each sample time, the samples times being derived from the stable clock signal; means for examining each set to determine a first sample time for a first set where all the sample values are no longer at a first state and a second sample time for a second set where all the sample values are at a second state; and means for displaying the interval between the first sample time and the second sample time with respect to a reference time that is the average of the first and second sample times.
Claim 12
Independent Claim
152 words
An apparatus for displaying a clock jitter timing measurement for a clock signal comprising: means for deriving a stable clock signal from the clock signal; means for acquiring a plurality of samples of the clock signal at each of a plurality of sample times relative to an edge of the clock signal to produce a set of sample values for each sample time, the samples times being derived from the stable clock signal; means for examining each set to determine a first sample time for a first set where all the sample values are no longer at a first state and a second sample time for a second set where all the sample values are at a second state; and means for displaying the interval between the first sample time and the second sample time with respect to a reference time that is the average of the first and second sample times.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-12-11 | 1993-06-12 | 1993-12-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-12-11 | 1997-06-12 | 1997-12-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-12-11 | 2001-06-12 | 2001-12-12 | $7700.00 | Window Closed / Lapsed |