Patent US4874086A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4874086A Expired / Lapsed US ⏱️ 0.0 years remaining

Film carrier and a method for manufacturing a semiconductor device utilizing the same

Assignee: Toshiba Corp
•
Filing: 1988-05-20
•
Granted: 1989-10-17
•
Expires: 2008-05-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A film carrier for a semiconductor device tested with a tester having a plurality of test pins arranged with predetermined interval, comprises a film substrate of insulating material. A plurality of conductive leads are arranged on the film substrate with predetermined spacing with respect to an adjacent one. Each lead has testing lead portion and circuit lead portion. The spacing between the adjacent testing lead portion is larger than the spacing between the adjacent circuit lead portion. The testing lead portion is removed partially from the conductive lead after an efficiency test.

Inventors

  • 👤 Makoto Imamura
  • 👤 Ryouichi Miyamoto

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 17:08
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/2851; G01R31/2886; G01R1/00; G01R1/02; G01R1/06; G01R1/067; G01R1/073; G01R1/07307; G01R1/0735; H; H10; H10P; H10P74/00; H10P74/27; H10P74/273; H10W; H10W70/00; H10W70/40; H10W70/453; H10W72/00; H10W72/071; H10W72/077; H10W72/701; H05; H05K; H05K1/00; H05K1/02; H05K1/0266; H05K1/11; H05K1/118

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 137 words
A film carrier for a semiconductor device being tested in a tester having a plurality of test pins arranged in at least one group of test pins with a predetermined interval between adjacent pins, comprising: a film substrate; and conductive lead means supported by the substrate for electrical connection with the semiconductor device, including (i) temporary testing lead portion means for contacting the test pins during testing of the semiconductor device, including a plurality of substantially parallel test segments with a predetermined gap between adjacent test segments, and (ii) circuit lead portion means for connecting the semiconductor device to a circuit after removal of the test segments from the conductive lead means following testing, including a plurality of substantially parallel circuit segments with a predetermined space between adjacent circuit segments, the space being smaller than the gap
Claim 2
Dependent Claim 137 words
A film carrier for a semiconductor device being tested in a tester having a plurality of test pins arranged in at least one group of test pins with a predetermined interval between adjacent pins, comprising: a film substrate; and conductive lead means supported by the substrate for electrical connection with the semiconductor device, including (i) temporary testing lead portion means for contacting the test pins during testing of the semiconductor device, including a plurality of substantially parallel test segments with a predetermined gap between adjacent test segments, and (ii) circuit lead portion means for connecting the semiconductor device to a circuit after removal of the test segments from the conductive lead means following testing, including a plurality of substantially parallel circuit segments with a predetermined space between adjacent circuit segments, the space being smaller than the gap
Claim 3
Dependent Claim 16 words
The film carrier of claim 1, wherein the predetermined interval is equal to the predetermined gap.
Claim 4
Dependent Claim 21 words
The film carrier of claim 2, wherein the film substrate includes an opening at least partially aligned with the circuit segments.
Claim 5
Dependent Claim 115 words
A film carrier for a semiconductor device being tested in a tester having a plurality of test pins arranged in at least one group of test pins with a predetermined interval between adjacent pins, comprising: a film substrate; conductive lead means supported by the substrate for electrical connection with the semiconductor device, comprising (i) circuit lead portion means for connecting the semiconductor device to a circuit, including a plurality of substantially parallel circuit segments with a predetermined space therebetween, (ii) testing lead portion means for contacting the test pins during testing of the semiconductor device, including test pad means alternately positioned on the circuit lead portion means for minimizing the space between adjacent circuit segments.
Claim 6
Dependent Claim 115 words
A film carrier for a semiconductor device being tested in a tester having a plurality of test pins arranged in at least one group of test pins with a predetermined interval between adjacent pins, comprising: a film substrate; conductive lead means supported by the substrate for electrical connection with the semiconductor device, comprising (i) circuit lead portion means for connecting the semiconductor device to a circuit, including a plurality of substantially parallel circuit segments with a predetermined space therebetween, (ii) testing lead portion means for contacting the test pins during testing of the semiconductor device, including test pad means alternately positioned on the circuit lead portion means for minimizing the space between adjacent circuit segments.
Claim 7
Dependent Claim 21 words
The film carrier of claim 4, wherein the film substrate includes an opening at least partially aligned with the circuit segments.
Claim 8
Dependent Claim 127 words
In a film carrier for a semiconductor device being tested in a tester having a plurality of test pins arranged in at least one group of test pins with a predetermined interval between adjacent pins, having a plurality of conductive lead means for electrical connection with the semiconductor device, wherein the conductive lead means comprises: testing lead portion means for contacting the tester pins during testing of the semiconductor device; and circuit lead portion means for connecting the semiconductor device to a circuit after removal of at least part of the testing lead portion means from the conductive lead means following testing, including a plurality of substantially parallel circuit lead segments having a predetermined space therebetween, the space being smaller than the interval between adjacent test pins.
Claim 9
Dependent Claim 127 words
In a film carrier for a semiconductor device being tested in a tester having a plurality of test pins arranged in at least one group of test pins with a predetermined interval between adjacent pins, having a plurality of conductive lead means for electrical connection with the semiconductor device, wherein the conductive lead means comprises: testing lead portion means for contacting the tester pins during testing of the semiconductor device; and circuit lead portion means for connecting the semiconductor device to a circuit after removal of at least part of the testing lead portion means from the conductive lead means following testing, including a plurality of substantially parallel circuit lead segments having a predetermined space therebetween, the space being smaller than the interval between adjacent test pins.
Claim 10
Dependent Claim 22 words
The film carrier of claim 6, wherein the film substrate includes an opening at least partially aligned with the circuit lead segments.
Claim 11
Dependent Claim 55 words
The film carrier of claim 6, wherein the testing lead portion means arranged with a predetermined gap between adjacent testing lead portion, the circuit lead portion being arrangead with a predetermined space between the adjacent circuit lead portion, the gap being larger than the space and being incident to the interval between adjacent test pins.
Claim 12
Dependent Claim 33 words
The film carrier of claim 6, wherein the testing lead portion means including test pad means alternately positioned on the conductive lead means for minimizing the space between adjacent circuit lead portion means.

References Cited (Backward Citations)

US3469684A Cited
US3659821A Cited
US3858721A Cited
US4496965A Cited
US4417266A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-10-16 1993-04-17 1993-10-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-10-16 1997-04-17 1997-10-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-10-16 2001-04-17 2001-10-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag