US4873458A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Voltage level detecting circuit having a level converter
Assignee: Oki Electric Industry Co Ltd
•
Filing: 1988-07-12
•
Granted: 1989-10-10
•
Expires: 2008-07-12
Abstract
Abstract A voltage level detecting circuit includes a resistance voltage divider, a level converter and an MOS driver arranged such that the detection characteristics are immune to temperature variations. The voltage divider has two resistive elements serially connected to each other to produce a divided voltage. The two resistive elements have different resistance variations to temperature change. The level converter has a threshold voltage and converts a divided voltage which is more than the threshold voltage from the voltage divider into a binary signal. The MOS driver produces a control signal on receipt of a binary signal from the level converter.
Inventors
- 👤 Takuji Yoshida
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 22:11
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/22; H03K17/223
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
211 words
A voltage level detecting circuit comprising: a resistance voltage divider comprising a first resistive element connected between a power supply voltage and an output node and a second resistive element connected between said output node and a ground potential for producing a divided voltage, said first resistive element having a resistance variation with respect to temperature which is higher than that of said second resistive element; a level converter connected between said power supply voltage and said ground potential for converting said divided voltage of said output node into a binary signal having a high voltage signal level substantially equal to said power supply voltage and having a low voltage signal level substantially equal to said potential. wherein said level converter comprises serially connected MOS transistors having a predetermined switching threshold voltage, whereby the level converter converts said output node voltage into said high voltage signal level when said output node voltage is lower than said switching threshold voltage and converts said output node voltage into said low voltage signal level when said output node voltage is higher than said switching threshold voltage; and an MOS driver connected between said power supply voltage and said ground voltage for receiving said binary signal and for producing a control signal in response thereto.
Claim 2
Dependent Claim
211 words
A voltage level detecting circuit comprising: a resistance voltage divider comprising a first resistive element connected between a power supply voltage and an output node and a second resistive element connected between said output node and a ground potential for producing a divided voltage, said first resistive element having a resistance variation with respect to temperature which is higher than that of said second resistive element; a level converter connected between said power supply voltage and said ground potential for converting said divided voltage of said output node into a binary signal having a high voltage signal level substantially equal to said power supply voltage and having a low voltage signal level substantially equal to said potential. wherein said level converter comprises serially connected MOS transistors having a predetermined switching threshold voltage, whereby the level converter converts said output node voltage into said high voltage signal level when said output node voltage is lower than said switching threshold voltage and converts said output node voltage into said low voltage signal level when said output node voltage is higher than said switching threshold voltage; and an MOS driver connected between said power supply voltage and said ground voltage for receiving said binary signal and for producing a control signal in response thereto.
Claim 3
Dependent Claim
83 words
A voltage level detecting circuit according to claim 1, wherein said resistance voltage divider comprises a P-channel MOS transistor having a source connected to said power supply voltage, a drain connected to said output node and a gate connected to said ground potential, and wherein said second resistive element comprises a plurality of N-channel depletion-mode MOS transistors which are connected so as to form source/drain circuits, each of said N-MOS transistors having a drain, a source and a gate connected to its source.
Claim 4
Dependent Claim
126 words
A voltage level detecting circuit according to claim 1, wherein said level converter comprises an N-channel depletion-mode MOS transistor having a source and employed as a resistive element and a plurality of N-channel enhancement-mode MOS transistors connected in series between said N-channel depletion-mode MOS transistor and said ground potential, the said N-channel depletion-mode MOS transistor having a drain connected to said power supply voltage and one of said N-channel enhancement-mode MOS transistors having a drain connected to said source of said N-channel depletion-mode MOS transistor and having a source and a gate connected to said first output node, and each of the remaining N-channel enhancement-mode MOS transistors having a source connected to said ground potential and having a gate and a drain connected to its gate.
Claim 5
Dependent Claim
34 words
A voltage level circuit according to claim 1, wherein said MOS driver comprises a CMOS inverter composed of a P-channel MOS transistor and an N-channel MOS transistor connected serially to said P-channel MOS transistor.
Claim 6
Dependent Claim
29 words
A voltage level detecting circuit according to claim 2, further comprising an N-channel enhancement-mode MOS transistor connected in parallel with a selected one of said N-channel depletion-mode MOS transistors.
Claim 7
Dependent Claim
195 words
A voltage level detecting circuit comprising: a resistance voltage divider comprising a first resistive element connected between a power supply voltage and an output node and a second resistive element connected between said output node and a ground potential for producing a divided voltage, said first resistive element having a resistance variation with respect to temperature which is higher than that of said second resistive element; a level converter connected between said power supply voltage and said ground potential for converting the divided voltage of the output node into a binary signal; wherein said level converter comprises an output node, a resistor means connected between said power supply voltage and said output node of the level converter, a diode means having a first terminal connected to said ground potential and having a second terminal, and an MOS transistor connected between said output node of said level converter and said second terminal, said MOS transistor having a gate connected to said output node of said resistance voltage divider, and an MOS driver connected between said power supply voltage and said ground potential for receiving said binary signal and for producing a control signal in response thereto.
Claim 8
Dependent Claim
195 words
A voltage level detecting circuit comprising: a resistance voltage divider comprising a first resistive element connected between a power supply voltage and an output node and a second resistive element connected between said output node and a ground potential for producing a divided voltage, said first resistive element having a resistance variation with respect to temperature which is higher than that of said second resistive element; a level converter connected between said power supply voltage and said ground potential for converting the divided voltage of the output node into a binary signal; wherein said level converter comprises an output node, a resistor means connected between said power supply voltage and said output node of the level converter, a diode means having a first terminal connected to said ground potential and having a second terminal, and an MOS transistor connected between said output node of said level converter and said second terminal, said MOS transistor having a gate connected to said output node of said resistance voltage divider, and an MOS driver connected between said power supply voltage and said ground potential for receiving said binary signal and for producing a control signal in response thereto.
Claim 9
Dependent Claim
88 words
A voltage level detecting circuit according to claim 6, wherein said resistance voltage divider comprises a P-channel MOS transistor having a source connected to said power supply voltage, a drain connected to said output node and a gate connected to said ground potential; and wherein said second resistive element comprises a plurality of N-channel depletion-mode MOS transistors each of which has a drain, a source and a gate connected to its source, a source of preceding N-MOS transistor being connected to a drain of a following N-MOS transistor.
Claim 10
Dependent Claim
35 words
A voltage level detecting circuit according to claim 6, wherein said MOS driver comprises a CMOS inverter consisting of a P-channel MOS transistor and an N-channel MOS transistor, serially connected to said P-channel MOS transistor.
Claim 11
Dependent Claim
31 words
A voltage level detecting circuit according to claim 7, further comprising an N-channel enhancement-mode MOS transistor connected in parallel with a selected one of said plurality of N-channel depletion-mode MOS transistors.
Claim 12
Dependent Claim
31 words
A voltage level detecting circuit according to claim 7, wherein said resistor means comprises an N-channel depletion-mode MOS transistor having a gate connected to said output node of said level converter.
Claim 13
Dependent Claim
27 words
A voltage level detecting circuit according to claim 7, wherein said diode means comprises an N-channel enhancement-mode MOS transistor having a gate connected to a drain thereof.
References Cited (Backward Citations)
US3975649A
Cited
JPS51317A
Cited
US4008406A
Cited
US4293782A
Cited
US4309627A
Cited
US4301380A
Cited
US4473762A
Cited
US4504743A
Cited
JPH06160514A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-10-09 | 1993-04-10 | 1993-10-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-10-09 | 1997-04-10 | 1997-10-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-10-09 | 2001-04-10 | 2001-10-10 | $7700.00 | Window Closed / Lapsed |