Patent US3294747A successfully refreshed from Google Patents.
Patent US4870301A successfully refreshed from Google Patents.
US4870301A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Differential emitter-coupled-logic bus driver
Assignee: Motorola Solutions Inc
•
Filing: 1988-09-06
•
Granted: 1989-09-26
•
Expires: 2008-09-06
Abstract
Abstract An Emitter-Coupled-Logic (ECL) bus driver circuit provides differential ECL output signals designed for bus driving applications in response to receiving differential logic input signals and when disabled by a disabling signal places the differential outputs in a low state wherein a high impedance is presented thereat. The circuit includes a single logic gate and enable/disable gate that places the logic circuit in the ECL tri-level state using incremental current in conjuction with the current drain of the logic gate to reduce current drain otherwise required. In addition, time delay through the bus driver circuit is maintained at a minimum since only one gate is required to provide the differential function.
Inventors
- 👤 Cleon Petty
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 07:49
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/082; H03K19/086; H03K19/0175; H03K19/018; H03K19/01825; H03K19/01831; H03K19/0823; H03K19/0826
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
225 words
An Emitter-Coupled-Logic (ECL) circuit for providing differential ECL output signals at first and second outputs responsive to differential logic input signals applied thereto at first and second inputs, comprising: first and second emitter-follower transistor output stages each having an input and an output, said outputs being respectively coupled to said first and second outputs of the circuit; a logic gate having first and second inputs and outputs, said first and second outputs being coupled respectively to said input of said first and second emitter-follower transistor output stages, said logic gate including first circuit means coupled between said first input and output of said logic gate responsive to a logic input signal applied thereto for driving said first emitter-follower transistor output stage, and second circuit means coupled between said second input and output of said logic gate responsive to the complementary of said logic input signal for driving said second emitterfollower transistor output stage; and third circuit means responsive to a disable signal applied to an input thereof for disabling said first and second emitter-follower transistor output stages, said third circuit means having first and second outputs coupled respectively to said first and second outputs of said logic gate and including additional circuit means coupled to said second output for providing an incremental current flow through said second circuit means in response to said disable signal.
Claim 2
Dependent Claim
225 words
An Emitter-Coupled-Logic (ECL) circuit for providing differential ECL output signals at first and second outputs responsive to differential logic input signals applied thereto at first and second inputs, comprising: first and second emitter-follower transistor output stages each having an input and an output, said outputs being respectively coupled to said first and second outputs of the circuit; a logic gate having first and second inputs and outputs, said first and second outputs being coupled respectively to said input of said first and second emitter-follower transistor output stages, said logic gate including first circuit means coupled between said first input and output of said logic gate responsive to a logic input signal applied thereto for driving said first emitter-follower transistor output stage, and second circuit means coupled between said second input and output of said logic gate responsive to the complementary of said logic input signal for driving said second emitterfollower transistor output stage; and third circuit means responsive to a disable signal applied to an input thereof for disabling said first and second emitter-follower transistor output stages, said third circuit means having first and second outputs coupled respectively to said first and second outputs of said logic gate and including additional circuit means coupled to said second output for providing an incremental current flow through said second circuit means in response to said disable signal.
Claim 3
Dependent Claim
82 words
The ECL circuit of claim 1 wherein said second circuit means includes: a first transistor configured as an emitter-follower with the base coupled to said second input of logic gate; a second transistor the base thereof being coupled to the emitter of said first transistor and the collector being coupled to said second output of said logic circuit; and first current supply means coupled to said emitter of said first transistor and the emitter of said second transistor for supplying bias currents.
Claim 4
Dependent Claim
143 words
The ECL circuit of claim 2 wherein said third circuit means includes: a third transistor configured as an emitter-follower with the base thereof coupled to said input of said third circuit means; a fourth transistor having a base coupled to said emitter of said third transistor, an emitter and a collector coupled to a first reference voltage supply; second current supply means coupled to said emitters of said third and fourth transistors for supplying bias currents; a fifth transistor having a base coupled to a second reference voltage supply, an emitter coupled to said emitter of said fourth transistor and a collector coupled to said first output of said logic gate; and fourth circuit means having an input coupled to said emitter of said third transistor and an output for providing an enabling output signal at said output responsive to said disabling signal.
Claim 5
Dependent Claim
84 words
The ECL circuit of claim 3 wherein said additional circuit means includes: a sixth transistor having a base coupled to said collector of said fourth transistor, an emitter coupled to said emitter of said second transistor and a collector coupled to said second output of said logic gate; and a seventh transistor having a base coupled to said output of said fourth circuit means, an emitter coupled to said first current supply means and a collector coupled to said emitter of said sixth transistor.
Claim 6
Dependent Claim
94 words
The ECL circuit of claim 4 wherein said fourth circuit means includes: an eight transistor having a base coupled to said emitter of said third transistor, a collector coupled to a first power supply conductor to which is supplied a source of positive supply voltage and an emitter; and a ninth transistor having a base coupled to said emitter of said eight transistor, a collector coupled to said output of said fourth circuit means and an emitter coupled to a second power supply conductor to which is supplied a source of negative supply voltage.
Claim 7
Dependent Claim
76 words
The ECL circuit of claim 5 including: a tenth transistor having a base coupled to a third voltage reference supply, an emitter coupled to said output of said fourth circuit means and a collector coupled said first power supply conductor; first diode means coupled between said emitter of said third transistor and said base of said fourth transistor; and second diode means coupled between said emitter of said sixth transistor and said second power supply conductor.
References Cited (Backward Citations)
US4490630A
Cited
US4748346A
Cited
US4719371A
Cited
US4596940A
Cited
US4751406A
Cited
US4682058A
Cited
US4709169A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-09-25 | 1993-03-27 | 1993-09-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-09-25 | 1997-03-27 | 1997-09-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-09-25 | 2001-03-27 | 2001-09-26 | $7700.00 | Window Closed / Lapsed |