Gate turn-off thyristor of multi-emitter type

Claim 2

A gate turn-off thyristor comprising: a semiconductor substrate of disc shape having a pair of main surfaces on opposite sides thereof, said semiconductor substrate comprising, between said pair of main surfaces, a first emitter layer of a first conductivity type adjacent to one of said main surfaces, a first base layer of a second conductivity type adjacent to said one main surface and said first emitter layer, a second base layer of the first conductivity type adjacent to said first base layer and the other of said main surfaces, and a second emitter layer of the second conductivity type adjacent to said second base layer and said other main surface, said first emmitter layer including a plurality of strip-like regions disposed in a multi-ring configuration wherein each said strip-like region has a length disposed in a direction aligned with the radial direction of said disc-shaped semiconductor substate and said regions being respectively separated by said first base layer, said second emitter layer including a plurality of spaced-apart strip-like regions separated by respective portions of said second base layer wherein each of said plurality of spaced-apart strip-like regions is extended to said other main surface so as to expose an associated area for contact, and wherein said strip-like regions of said first and second emitter layers are disposed such that when both said first and second emitter layers are orthogonally projected on said other main surface respective strip-like regions of both said first and second emitter layers are lengthwise aligned along said radial direction and overlap each other; a first main electrode ohmic-contacted to said first emitter layer on said one main surface of said semiconductor substrate; a second main electrode ohmic-contacted to said second emitter layer and said base layer portions on said other main surface of said semiconductor substrate; a gate electrode ohmic-contacted to said first base layer on said one main surface of said semiconductor substrate to surround each of said strip-like regions of said first emitter layer and to be separated therefrom with a constant space; and a gate terminal disposed on a predetermined area of said disc-shaped semiconductor substrate and at a desired location on said gate electrode and electrically connected to said gate electrode; wherein the area exposed at said other main surface of said strip-like regions of said second emitter layer located further away from said gate terminal is made less than the area of the strip-like regions of said second emitter layer located relatively closer to said gate terminal.

Claim 3

A gate turn-off thyristor according to claim 1, wherein the region corresponding to said second base layer portions contacting said second main electrode has an impurity concentration higher than that of the other regions.

Claim 4

A gate turn-off thryistor according to claim 1, wherein said gate terminal is provided substantially at a center area of said one main surface of said disc-shaped semiconductor substrate.

Claim 5

A gate-turn off thyristor according to claim 1, wherein said strip-like regions of said first and second emitter layers are disposed so as to provide a plurality of unit GTOs each comprised of a vertical arrangement of a single strip-like region of said first emitter layer, said first base layer, said second base layer and a pair of strip-like regions of said second emitter layer which are separated by a respective second base layer portion.

Claim 6

A gate turn-off thyristor according to claim 4, wherein said vertical arrangement is such that when both said first and second emitter layers are orthogonally projected on said other main surface, said single strip-like region and said pair of strip-like regions are substantially lengthwise aligned along said radial direction and overlap each other.

Claim 7

A gate turn-off thyristor according to claim 5, wherein said disc-shaped semiconductor substrate comprises a coaxial arrangement of a plurality of rings, each ring corresponding to a plurality of unit GTOs.

Claim 8

A gate turn-off thyristor according to claim 6, wherein each of said unit GTOs includes an ohmic contact surface width on said other main surface corresponding to the sum of the widths of said pair of strip-like regions and said second base layer portion therebetween, and wherein said ohmic contact surface width is substantially the same for all of said unit GTOs formed on said semiconductor substrate.

Claim 9

A gate turn-off thyristor according to claim 7, wherein said first and second emitter layers comprise a cathode and an anode, respectively.

Claim 10

A gate turn-off thyristor according to claim 7, wherein said first and second conductivity type layers comprise N and P-type doped layers, respectively.

Claim 11

A gate turn-off thyristor according to claim 1, wherein said first and second emitter layers comprise a cathode and an anode, respectively.

Claim 12

A gate turn-off thyristor according to claim 1, wherein said first and second conductivity type layers comprise N and P-type doped layers, respectively.

Claim 13

A gate turn-off thyristor comprising: a semiconductor substrate of disc shape having a pair of main surfaces on opposite sides thereof, said semiconductor substrate comprising, between said pair of main surfaces, a first emitter layer of a first conductivity type adjacent to one of said main surfaces, a first base layer of a second conductivity type adjacent to said one main surface and said first emitter layer, a second base layer of the first conductivity type adjacent to said first base layer and the other of said main surface, and a second emitter layer of the second conductivity type adjacent to said second base layer and said other main surface, said first emitter layer including a plurality of strip-like regions disposed in a multi-ring configuration wherein each strip-like region has a length disposed in a direction aligned with the radial direction of said disc-shaped semiconductor substrate and said regions being respectively separated by said first base layer, said second emitter layer including a plurality of spaced-apart strip-like regions separated by respective portions of said second base layer wherein each of said plurality of spaced-apart strip-like regions is extended to said other main surface so as to expose an associated area for contact, and wherein said strip-like regions of said first and second emitter layers are disposed such that when both said first and second emitter layers are orthogonally projected on said other main surface respective strip-like regions of both said first and second emitter layers are lengthwise aligned along said radial direction and overlap each other; a first main electrode ohmic-contacted to said first emitter layer on said one main surface of said semiconductor substrate; a second main electrode ohmic-contacted to said second emitter layer and said base layer portions on said other main surface of said semiconductor substrate; a gate electrode ohmic-contacted to said first base layer on said one main surface of said semiconductor substrate to surround each of said strip-like regions of said first emitter layer and to be separated therefrom with a constant space; and a gate terminal disposed on a predetermined area of said disc-shaped semiconductor substrate and at a desired location on said gate electrode and electrically connected to said gate electrode; wherein each of the strip-like regions of said second emitter layer has a respective width, perpendicular to the direction along the strip-like region length, which is dependent upon its distance from said gate terminal, said width being relatively smaller for those strip-like regions further away from said gate terminal than those closer to said gate terminal.

Claim 14

A gate turn-off thyristor comprising: a semiconductor substrate of disc shape having a pair of main surfaces on opposite sides thereof, said semiconductor substrate comprising, between said pair of main surfaces, a first emitter layer of a first conductivity type adjacent to one of said main surfaces, a first base layer of a second conductivity type adjacent to said one main surface and said first emitter layer, a second base layer of the first conductivity type adjacent to said first base layer and the other of said main surface, and a second emitter layer of the second conductivity type adjacent to said second base layer and said other main surface, said first emitter layer including a plurality of strip-like regions disposed in a multi-ring configuration wherein each strip-like region has a length disposed in a direction aligned with the radial direction of said disc-shaped semiconductor substrate and said regions being respectively separated by said first base layer, said second emitter layer including a plurality of spaced-apart strip-like regions separated by respective portions of said second base layer wherein each of said plurality of spaced-apart strip-like regions is extended to said other main surface so as to expose an associated area for contact, and wherein said strip-like regions of said first and second emitter layers are disposed such that when both said first and second emitter layers are orthogonally projected on said other main surface respective strip-like regions of both said first and second emitter layers are lengthwise aligned along said radial direction and overlap each other; a first main electrode ohmic-contacted to said first emitter layer on said one main surface of said semiconductor substrate; a second main electrode ohmic-contacted to said second emitter layer and said base layer portions on said other main surface of said semiconductor substrate; a gate electrode ohmic-contacted to said first base layer on said one main surface of said semiconductor substrate to surround each of said strip-like regions of said first emitter layer and to be separated therefrom with a constant space; and a gate terminal disposed on a predetermined area of said disc-shaped semiconductor substrate and at a desired location on said gate electrode and electrically connected to said gate electrode; wherein each of the strip-like regions of said second emitter layer has a respective width, perpendicular to the direction along the strip-like region length, which is dependent upon its distance from said gate terminal, said width being relatively smaller for those strip-like regions further away from said gate terminal than those closer to said gate terminal.

Claim 15

A gate turn-off thyristor according to claim 12, wherein said first and second emitter layers comprise a cathode and an anode, respectively.

Claim 16

A gate turn-off thyristor according to claim 12, wherein said first and second conductivity type layers comprise N and P-type doped layers, respectively.

Claim 17

A gate turn-off thyristor according to claim 12, wherein: the area exposed at said other main surface of said strip-like regions of said second emitter layer is inversely related to their distance from said gate terminal.

Claim 18

A gate turn-off thyristor according to claim 12, wherein said strip-like regions of said first and second emitter layers are disposed so as to provide a plurality of unit GTOs each comprised of a vertical arrangement of a single strip-like region of said first emitter layer, said first base layer, said second base layer and a pair of strip-like regions of said second emitter layer which are respectively separated by a respective second base layer portion.

Claim 19

A gate turn-off thyristor according to claim 16, wherein said vertical arrangement is such that when both said first and second emitter layers are orthogonally projected on said other main surface, said single strip-like region and said pair of strip-like regions are substantialy lengthwise aligned along said radial direction and overlap each other.

Claim 20

A gate turn-off thyristor according to claim 17, wherein said disc-shaped semiconductor substrate comprises a coaxial arrangement of a plurality of rings, each ring corresponding to a plurality of unit GTOs.

Claim 21

A gate turn-off thyristor according to claim 18, wherein said first and second emitter layers comprise a cathode and an anode, respectively.

Claim 22

A gate turn-off thyristor according to claim 19, wherein each of said unit GTOs includes an ohmic contact surface width on said other main surface corresponding to the sum of the widths of said pair of strip-like regions and said second base layer portion therebetween, and wherein said ohmic contact surface width is substantially the same for all of said unit GTOs formed on said semiconductor substrate.

Claim 23

A gate turn-off thyristor according to claim 18, wherein said first and second conductivity type layers comprise N and P-type doped layers, respectively.

Claim 24

A gate turn-off thyristor comprising: a semiconductor substrate of disc shape having a pair of main surfaces on opposite sides thereof, said semiconductor substrate comprising, between said pair of main surfaces, a first emitter layer of a first conductivity type adjacent to one of said main surfaces, a first base layer of a second conductivity type adjacent to said one main surface and said first emitter layer, a second base layer of the first conductivity type adjacent to said first base layer and the other of said main surfaces, and a second emitter layer of the second conductivity type adjacent to said second base layer and said other main surface, said first emitter layer including a plurality of strip-like regions disposed in a multi-ring configuration wherein each said strip-like region has a length disposed in a direction aligned with the radial direction of said disc-shaped semiconductor substrate, and said regions being respectively separated by said first base layer, said second emitter layer including a plurality of spaced-apart strip-like regions separated by respective portions of said second base layer wherein each of said plurality of spaced-apart strip-like regions is extended to said other main surface so as to expose an associated area for contact, and wherein said strip-like regions of said first and second emitter layers are disposed such that when both said first and second emitter layers are orthogonally projected on said other main surface a respective single strip-like region of said first emitter layer and a pair of strip-like regions of said second emitter layer are substantially lengthwise aligned along said radial direction and overlap each other; a first main electrode ohmic-contacted to said first emitter layer on said one main surface of said semiconductor substrate; a second main electrode ohmic-contacted to said second emitter layer and said base layer portions on said other main surface of said semiconductor substrate; a gate electrode ohmic-contacted to said first base layer on said one main surface of said semiconductor substrate to surround each of said strip-like regions of said first emitter layer and to be separated therefrom with a constant space; a gate terminal disposed on a predetermined area of said disc-shaped semiconductor substrate and at a desired location on said gate electrode and electrically connected to said gate electrode; and wherein the area exposed at said other main surface of said strip-like regions of said second emitter layer located further away from said gate terminal is made less than the area of the strip-like regions of said second emitter layer located relatively closer to said gate terminal.

Claim 25

A gate turn-off thyristor comprising: a semiconductor substrate of disc shape having a pair of main surfaces on opposite sides thereof, said semiconductor substrate comprising, between said pair of main surfaces, a first emitter layer of a first conductivity type adjacent to one of said main surfaces, a first base layer of a second conductivity type adjacent to said one main surface and said first emitter layer, a second base layer of the first conductivity type adjacent to said first base layer and the other of said main surfaces, and a second emitter layer of the second conductivity type adjacent to said second base layer and said other main surface, said first emitter layer including a plurality of strip-like regions disposed in a multi-ring configuration wherein each said strip-like region has a length disposed in a direction aligned with the radial direction of said disc-shaped semiconductor substrate, and said regions being respectively separated by said first base layer, said second emitter layer including a plurality of spaced-apart strip-like regions separated by respective portions of said second base layer wherein each of said plurality of spaced-apart strip-like regions is extended to said other main surface so as to expose an associated area for contact, and wherein said strip-like regions of said first and second emitter layers are disposed such that when both said first and second emitter layers are orthogonally projected on said other main surface a respective single strip-like region of said first emitter layer and a pair of strip-like regions of said second emitter layer are substantially lengthwise aligned along said radial direction and overlap each other; a first main electrode ohmic-contacted to said first emitter layer on said one main surface of said semiconductor substrate; a second main electrode ohmic-contacted to said second emitter layer and said base layer portions on said other main surface of said semiconductor substrate; a gate electrode ohmic-contacted to said first base layer on said one main surface of said semiconductor substrate to surround each of said strip-like regions of said first emitter layer and to be separated therefrom with a constant space; a gate terminal disposed on a predetermined area of said disc-shaped semiconductor substrate and at a desired location on said gate electrode and electrically connected to said gate electrode; and wherein the area exposed at said other main surface of said strip-like regions of said second emitter layer located further away from said gate terminal is made less than the area of the strip-like regions of said second emitter layer located relatively closer to said gate terminal.

Claim 26

A gate turn-off thyristor according to claim 22, wherein said first and second emitter layers comprise a cathode and an anode, respectively.

Claim 27

A gate turn-off thyristor according to claim 22, wherein said first and second conductivity type layers comprise N and P-type doped layers, respectively.