Patent US1238460A successfully refreshed from Google Patents.
Patent US5378914A successfully refreshed from Google Patents.
Patent US4866647A successfully refreshed from Google Patents.
US4866647A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Continuously variable digital delay circuit
Assignee: AT&T Inc
•
Filing: 1988-02-04
•
Granted: 1989-09-12
•
Expires: 2008-02-04
Abstract
Abstract The process of interpolating between two different sampling rates at any point in a sampling interval is obtained using a transversal filter arranged as a continuously variable digital delay line in which the tap coefficients of the delay line are made to be a function of the coefficients of an nth degree polynomial and the delay between the two sampling rates.
Inventors
- 👤 Cecil W. Farrow
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 14:43
CPC Classifications
H; H03; H03H; H03H17/00; H03H17/02; H03H17/0248; H03H17/028; G; G06; G06F; G06F17/00; G06F17/10; G06F17/17; H03H17/06
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
120 words
A digital interpolator for interpolating digital samples of a signal sampled at a first clock rate into a digital sample sampled at a second clock rate, said filter comprising, means for storing a plurality of coefficients each having a predetermined magnitude, said coefficients being the coefficients of a predetermined polynomial, means for receiving and storing a sequence of said digital samples samples at said first clock rate, means for combining individual ones of said sequence of digital samples with respective ones of said coefficients, means for determining the time difference between said first and second clock rates, and means for generating said interpolated digital sample as a function of each of said combination and the value of said time difference.
Claim 2
Dependent Claim
120 words
A digital interpolator for interpolating digital samples of a signal sampled at a first clock rate into a digital sample sampled at a second clock rate, said filter comprising, means for storing a plurality of coefficients each having a predetermined magnitude, said coefficients being the coefficients of a predetermined polynomial, means for receiving and storing a sequence of said digital samples samples at said first clock rate, means for combining individual ones of said sequence of digital samples with respective ones of said coefficients, means for determining the time difference between said first and second clock rates, and means for generating said interpolated digital sample as a function of each of said combination and the value of said time difference.
Claim 3
Dependent Claim
15 words
The digital interpolator set forth in claim 1 wherein said polynomial is an nth-degree polynomial.
Claim 4
Dependent Claim
43 words
The digital interloper set forth in claim 2 wherein said digital interpolator is a multitap delay line with each tap being associated with a respective tap coefficient whose value is a function of respective ones of said polynomial coefficients and said time difference.
Claim 5
Dependent Claim
114 words
A digital interpolator comprising means for storing a plurality of coefficients of a predetermined polynomial, said coefficients having respective predetermined magnitudes, means for receiving and storing a sequence of digital samples of a signal, said signal being sampled at a first clock rate, means for determining the delay between said first clock rate and a second clock rate, means for combining each of said digital samples with individual ones of said coefficients based on the order in which said samples are received, and means for generating and outputting a digital signal representative of a sample of said signal sampled at said second clock rate as a function of each said combination and said delay.
Claim 6
Dependent Claim
114 words
A digital interpolator comprising means for storing a plurality of coefficients of a predetermined polynomial, said coefficients having respective predetermined magnitudes, means for receiving and storing a sequence of digital samples of a signal, said signal being sampled at a first clock rate, means for determining the delay between said first clock rate and a second clock rate, means for combining each of said digital samples with individual ones of said coefficients based on the order in which said samples are received, and means for generating and outputting a digital signal representative of a sample of said signal sampled at said second clock rate as a function of each said combination and said delay.
Claim 7
Dependent Claim
15 words
The digital interpolator set forth in claim 4 wherein said polynomial is an nthdegree polynomial.
Claim 8
Independent Claim
103 words
A method of interpolating digital samples of a signal sampled at a first clock rate into a digital sample sampled at a second clock rate comprising the steps of storing a plurality of coefficients each having a predetermined magnitude, said coefficients being the coefficients of a nth-degree polynomial, storing a sequence of said digital samples sampled at said first clock rate, combining individual ones of said digital samples with respective ones of said coefficients, determining the delay between said first and second clock rates, and generating said interpolated digital sample as a function of each said combination and the value of said delay.
Claim 9
Independent Claim
103 words
A method of interpolating digital samples of a signal sampled at a first clock rate into a digital sample sampled at a second clock rate comprising the steps of storing a plurality of coefficients each having a predetermined magnitude, said coefficients being the coefficients of a nth-degree polynomial, storing a sequence of said digital samples sampled at said first clock rate, combining individual ones of said digital samples with respective ones of said coefficients, determining the delay between said first and second clock rates, and generating said interpolated digital sample as a function of each said combination and the value of said delay.
References Cited (Backward Citations)
US3092808A
Cited
US3480767A
Cited
US3786195A
Cited
US4020332A
Cited
US4064379A
Cited
US4275457A
Cited
US4281318A
Cited
US4356559A
Cited
US4527020A
Cited
US4748578A
Cited
US4460890A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-09-11 | 1993-03-13 | 1993-09-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-09-11 | 1997-03-13 | 1997-09-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-09-11 | 2001-03-13 | 2001-09-12 | $7700.00 | Window Closed / Lapsed |