Patent US4864626A successfully refreshed from Google Patents.
US4864626A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Voice modifier
Assignee: Individual
•
Filing: 1988-11-30
•
Granted: 1989-09-05
•
Expires: 2008-11-30
Abstract
Abstract An electrical device for voice modifier having an analog to digital converter for encoding an input signal into a digital signal, a memory unit for the storage of the encoded digital signal, a digital to analog converter for decoding the digital signal into an analog signal, and a clock generator for generate two different clock, namely, the encoding clock and decoding clock. The decoding clock is higher (or lower) than the encoding clock so that the output signal is different from the input signal. The voice modifier can transpose or distort one voice into another voice; e.g., the produced voice signal is understable, but not identifiable.
Inventors
- 👤 Pei-Chuan Yang
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 11:19
CPC Classifications
G; G10; G10L; G10L21/00; G10L21/003; G10L21/007; G10L21/013; G10L2021/0135; Y; Y10; Y10S; Y10S84/00; Y10S84/04
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
241 words
An electrical device for generating clock signals of different frequencies to transpose or distort an input voice signal into another voice signal, comprising: an analog to digital converter connected to an amplifier for converting an input signal from said amplifier into a digital signal; a memory unit connected with said analog to digital converter for the storage of said digital signal; a digital to analog converter connected to said memory unit for converting said stored digital signal into an analog signal; a clock generator for generating an encoding clock and a decoding clock of different frequencies; said encoding clock and decoding clock respectively sent to said A/D converter and said D/A converter to actuate the operation thereof; a multiplexer connected to said memory unit; a write address counter controlled by said encoding clock, and connected to and actuating said multiplexer to send writing instructions to said memory unit for writing said digital signal from said A/D converter; a read address counter controlled by said decoding clock, and connected to and actuating said multiplexer to send reading instructions to said memory unit reading said stored digital signal to said D/A converter; and whereby said stored digital signal is over-read in said memory unit, when a transmitting frequency of said decoding clock is higher than a receiving frequency of said encoding clock; and said stored digital signal is over-written in said memory unit, when said transmitting frequency is lower than said receiving frequency.
Claim 2
Dependent Claim
241 words
An electrical device for generating clock signals of different frequencies to transpose or distort an input voice signal into another voice signal, comprising: an analog to digital converter connected to an amplifier for converting an input signal from said amplifier into a digital signal; a memory unit connected with said analog to digital converter for the storage of said digital signal; a digital to analog converter connected to said memory unit for converting said stored digital signal into an analog signal; a clock generator for generating an encoding clock and a decoding clock of different frequencies; said encoding clock and decoding clock respectively sent to said A/D converter and said D/A converter to actuate the operation thereof; a multiplexer connected to said memory unit; a write address counter controlled by said encoding clock, and connected to and actuating said multiplexer to send writing instructions to said memory unit for writing said digital signal from said A/D converter; a read address counter controlled by said decoding clock, and connected to and actuating said multiplexer to send reading instructions to said memory unit reading said stored digital signal to said D/A converter; and whereby said stored digital signal is over-read in said memory unit, when a transmitting frequency of said decoding clock is higher than a receiving frequency of said encoding clock; and said stored digital signal is over-written in said memory unit, when said transmitting frequency is lower than said receiving frequency.
Claim 3
Dependent Claim
17 words
An electrical device according to claim 1, wherein said memory unit is a static random access memory.
Claim 4
Dependent Claim
17 words
An electrical device according to claim 1, wherein said memory unit is a dynamic random access memory.
Claim 5
Dependent Claim
14 words
An electrical device according to claim 1, wherein said memory unit is a register.
Claim 6
Dependent Claim
26 words
An electrical device according to claim 1, wherein said analog to digital converter and said digital to analog converter employ a continuous variable-slope data modulation encoder.
Claim 7
Dependent Claim
24 words
An electrical device according to claim 1, wherein said analog to digital converter and said digital to analog converter employ a adaptive delta modulation.
Claim 8
Dependent Claim
23 words
An electrical device according to claim 1, wherein said analog to digital converter and said digital to analog converter employ a delta modulation.
Claim 9
Dependent Claim
44 words
An electrical device according to claim 1, wherein said clock generator comprises an oscillator, a timing generator connected to said oscillator, and a programmable logic array connected to said timing generator and controlled by a switch array to generate two clocks of different frequencies.
Claim 10
Dependent Claim
43 words
An electrical device according to claim 1, wherein said clock generator comprises an oscillator connected to said oscillator, a timing generator and a logic array connected to said timing generator and controlled by a switch array to generate two clocks of different frequencies.
References Cited (Backward Citations)
US4021613A
Cited
US4275267A
Cited
US4392405A
Cited
US4389915A
Cited
US4569268A
Cited
US4624012A
Cited
US4682362A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-09-04 | 1993-03-06 | 1993-09-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-09-04 | 1997-03-06 | 1997-09-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-09-04 | 2001-03-06 | 2001-09-05 | $7700.00 | Window Closed / Lapsed |