US4862243A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Scalable fuse link element
Assignee: Texas Instruments Inc
•
Filing: 1987-06-01
•
Granted: 1989-08-29
•
Expires: 2007-06-01
Abstract
Abstract A fuse link (50) is formed using a method which offers greater scalability of the general conductor system used to wire the device. An oxide mask (36) having the shape of a desired fuse link is formed over a thin metallization layer (34). A barrier layer (38) is formed over the thin metallization layer (34). A conductive layer (40) is formed over the barrier layer (38). A photoresist mask (42) supplied to the conductive layer (40), and the conductive layer is etched to formed interconnects (44, 46). Subsequently, the barrier layer (38) and thin metallization layer (34) are etched, thus rendering a fuse link (50) between interconnects (44, 46) under the oxide mask (36).
Inventors
- 👤 Michael T. Welch
- 👤 Ronald E. McMann
- 👤 Manuel L. Torreno, Jr.
- 👤 Evaristo Garcia, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 01:32
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/49; H10W20/493
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
92 words
A semiconductor device comprising: a semiconductor surface having an active device; two electrically conducting interconnects spaced over said semiconductor surface; a fuse layer formed between said semiconductor surface and said interconnects, said fuse layer having a linking portion of a predetermined shape between said interconnects; and an isolating layer formed over said linking portion, said isolating layer also having said predetermined shape of said fuse layer, said interconnects have an edge extending over a portion of said isolating layer, said fuse layer being electrically isolated from desired portions of said semiconductor surface.
Claim 2
Dependent Claim
92 words
A semiconductor device comprising: a semiconductor surface having an active device; two electrically conducting interconnects spaced over said semiconductor surface; a fuse layer formed between said semiconductor surface and said interconnects, said fuse layer having a linking portion of a predetermined shape between said interconnects; and an isolating layer formed over said linking portion, said isolating layer also having said predetermined shape of said fuse layer, said interconnects have an edge extending over a portion of said isolating layer, said fuse layer being electrically isolated from desired portions of said semiconductor surface.
Claim 3
Dependent Claim
20 words
The semiconductor device of claim 1 and further comprising a barrier layer formed between said interconnects and said semiconductor surface.
Claim 4
Dependent Claim
29 words
A semiconductor device of claim 1 wherein said interconnects comprise first layer interconnects and further comprising a second level interconnect electrically connected to one of said first level interconnects.
References Cited (Backward Citations)
US3191061A
Cited
US4329706A
Cited
US4413272A
Cited
US4420504A
Cited
US4471376A
Cited
US4455194A
Cited
US4598462A
Cited
US4628590A
Cited
US4714949A
Cited
US4679310A
Cited
US4647340A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-08-28 | 1993-02-27 | 1993-08-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-08-28 | 1997-02-27 | 1997-08-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-08-28 | 2001-02-27 | 2001-08-29 | $7700.00 | Window Closed / Lapsed |