US4860258A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Electrically programmable non-volatile memory having sequentially deactivated write circuits
Assignee: Thomson Semiconducteurs SA
•
Filing: 1987-10-20
•
Granted: 1989-08-22
•
Expires: 2007-10-20
Abstract
Abstract An electrically programmable non-volatile memory includes a matrix of memory cells accessible by rows and columns, write and read circuits which apply potentials, representing the programmed datum or representing the read command, to the rows and columns. The memory also includes a device which controls the interconnection of the write and read circuits with the memory cells, wherein N memory cells are programmed simultaneously, N being greater than 1, each memory cell setting up a current surge when it is programmed at "1". The memory also includes a device for deactivating, one by one, the write circuits corresponding to the N memory cells where there is a change-over from a programming mode to a read mode, and a structure to short-circuit the deactivation device at the change-over to the programming mode.
Inventors
- 👤 Serge Fruhauf
- 👤 Alexis Marquot
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 06:27
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/10; G11C16/26
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
155 words
An electrically programmable non-volatile memory circuit comprising: a matrix of memory cells accessible by rows and columns, N write circuits for simultaneously writing a N bit word in the memory, an input for a read/write mode control signal, and means coupled to said input and said write circuits for activating the N write circuits in a write mode and deactivating said N write circuits in a read mode, said means for activating and deactivating the N write circuits comprising delay means for deactivating successively one by one of said N circuits when said read/write control signal changes from a write mode to a read mode, and inhibiting means for preventing action of the delay means on the said N circuits when said read/write control signal changes from a read mode to a write mode, so that said write circuits are activated simultaneously in response to said change from the read mode to the write mode.
Claim 2
Dependent Claim
155 words
An electrically programmable non-volatile memory circuit comprising: a matrix of memory cells accessible by rows and columns, N write circuits for simultaneously writing a N bit word in the memory, an input for a read/write mode control signal, and means coupled to said input and said write circuits for activating the N write circuits in a write mode and deactivating said N write circuits in a read mode, said means for activating and deactivating the N write circuits comprising delay means for deactivating successively one by one of said N circuits when said read/write control signal changes from a write mode to a read mode, and inhibiting means for preventing action of the delay means on the said N circuits when said read/write control signal changes from a read mode to a write mode, so that said write circuits are activated simultaneously in response to said change from the read mode to the write mode.
Claim 3
Dependent Claim
57 words
A memory according to claim 1, wherein the delay means comprise a shift register having an input for receiving the read/write control signal and with N-1 outputs, the said input and N-1 outputs of the shift register being adapted to each supply respective deactivation signal to a respective one of said n write for successive deactivation thereof.
Claim 4
Dependent Claim
39 words
A memory according to claim 2 wherein said shift register comprises a reset input, said reset input being adapted to reset to an initial logical state each of the N-1 outputs of the register, upon powering of the memory.
Claim 5
Dependent Claim
67 words
A memory according to claim 2, wherein said shift register comprises N-1 serially connected flip-flops of the master-slave type, the flip-flops of odd rank being controlled by a first clock signal and the flip-flops of even rank being controlled by a second clock signal, said first and second signals non-overlapping, the N-1 outputs of the shift register being connected each to an output of a respective flip-flop.
Claim 6
Dependent Claim
114 words
A memory according to claim 2, wherein said inhibiting means comprise a logic circuit, said logic circuit having a first input for receiving said read/write control signal, and a second input for receiving a programming signal (PGM), and N outputs each connected to a respective write circuit for activation or deactivation thereof, said logic circuit being adapted for receiving the N-1 outputs of the shift register, the Nth output, corresponding to the last write circuit to be deactivated, being connected to a circuit for generating said programming signal so as to firstly inhibit the programming signal immediately after the Nth circuit has been deactivated and secondly authorize a later production of another programming signal.
Claim 7
Dependent Claim
137 words
A memory according to claim 2, wherein said shift register comprises N-1 serially connected elementary circuits, each comprising a transistor and a gate, each gate having at least a first input and an output, said first input of the gate of all but the first elementary circuit being connected through the corresponding transistor of the same elementary circuit to the output of the gate of an immediately preceding elementary circuit, the transistors of the elementary circuits of even rank in the serial arrangement being controlled by a first clock signal, and the transistors of the elementary circuit of uneven rank being controlled by a second clock signal, said first and second signal being non-overlapping, the N-1 outputs of the shift register being connected directly or through an inverter each to a respective output of the N-1 gates.
Claim 8
Dependent Claim
29 words
A memory according to claim 6, wherein each of said gates is a NAND gate and has a second input, said second input connected to a common reset input.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-08-21 | 1993-02-20 | 1993-08-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-08-21 | 1997-02-20 | 1997-08-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-08-21 | 2001-02-20 | 2001-08-22 | $7700.00 | Window Closed / Lapsed |