US4857882A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Comparator array logic
Assignee: NXP BV
•
Filing: 1988-09-14
•
Granted: 1989-08-15
•
Expires: 2008-09-14
Abstract
Abstract A comparator array logic (CAL) circuit has a plurality of interconnected comparators arranged in an array. Each of the comparators stores a digital value. The CAL circuit stores all of the digital values in a monotonically increasing or decreasing order. Each of the comparators receives the input data signal and compares the input data signal to the digital value stored in the comparator. A comparison signal is generated in response to the comparison. The comparison signal from each comparator is received by an end cell which also receives the comparison signal from the immediately adjacent comparator. The end cell generates an output signal. An end cell is associated with each comparator. The plurality of output signals from the end cells represent the location of the comparator which borders the value of the input data signal.
Inventors
- 👤 Lawrence F. Wagner
- 👤 Wayne P. Burleson
- 👤 John P. Guadagna
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 10:08
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/02; G06F1/03; G06F1/0307
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
153 words
A comparator array logic circuit comprising: means for receiving an input digital data signal in binary form, representing an input value; a plurality of interconnected bit Comparators, arranged in a two-dimensional array comprising a plurality of rows and a plurality of columns, storing a plurality of digital values in a monotonically increasing or decreasing order, each bit comparator has a bit value stored therein and compares a bit of said input digital data signal to said bit value stored therein; and each comparator having means for receiving said input digital data signal, means for comparing said input digital data signal to said digital value stored in said comparator; means for generating a comparison signal in response to said comparison; means for receiving the comparison signal from an immediately adjacent comparator; and means responsive to the comparison signal from each comparator and the comparison signal from the adjacent comparator for generating an output signal.
Claim 2
Dependent Claim
153 words
A comparator array logic circuit comprising: means for receiving an input digital data signal in binary form, representing an input value; a plurality of interconnected bit Comparators, arranged in a two-dimensional array comprising a plurality of rows and a plurality of columns, storing a plurality of digital values in a monotonically increasing or decreasing order, each bit comparator has a bit value stored therein and compares a bit of said input digital data signal to said bit value stored therein; and each comparator having means for receiving said input digital data signal, means for comparing said input digital data signal to said digital value stored in said comparator; means for generating a comparison signal in response to said comparison; means for receiving the comparison signal from an immediately adjacent comparator; and means responsive to the comparison signal from each comparator and the comparison signal from the adjacent comparator for generating an output signal.
Claim 3
Dependent Claim
17 words
The circuit of claim 1, wherein each bit comparator further comprises: means for changing said stored bit.
Claim 4
Dependent Claim
96 words
The circuit of claim 1, wherein each bit comparator storing a value of "1" comprises: a first transistor having a source, gate and drain, the data supplied thereto being supplied to said gate, the output from the immediately adjacent bit comparator being supplied to said source; a second transistor having a source, gate drain, the inverse of the data supplied thereto being supplied to said gate, the source being connected to ground; and the drain connected to the drain of the first transistor; and said output of said comparator being the drain of said second transistor.
Claim 5
Dependent Claim
99 words
The circuit of claim 1 wherein each bit comparator storing a value of "0" comprises: a first transistor having a source, gate and drain, the inverse of the data supplied thereto being supplied to said gate, the output from the immediately adjacent bit comparator being supplied to said source; a second transistor having a source, gate and drain, the data supplied thereto being supplied to said gate, the source being connected to a voltage source, and the drain connected to the drain of the first transistor; and said output of said comparator being the drain of said second transistor.
References Cited (Backward Citations)
US3487364A
Cited
US3601804A
Cited
US3845465A
Cited
US4053871A
Cited
US4110737A
Cited
US4382179A
Cited
US4584666A
Cited
EP0186974A2
Cited
US4760374A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-08-14 | 1993-02-13 | 1993-08-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-08-14 | 1997-02-13 | 1997-08-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-08-14 | 2001-02-13 | 2001-08-15 | $7700.00 | Window Closed / Lapsed |